OpenCores
URL https://opencores.org/ocsvn/xulalx25soc/xulalx25soc/trunk

Subversion Repositories xulalx25soc

[/] [xulalx25soc/] [trunk/] [rtl/] [Makefile] - Blame information for rev 117

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dgisselq
##########################################################################/
2
##
3
## Filename:    Makefile
4
##
5
## Project:     XuLA2 board
6
##
7
## Purpose:     To direct the Verilator build of the SoC sources.
8
##
9
##
10
## Creator:     Dan Gisselquist, Ph.D.
11
##              Gisselquist Technology, LLC
12
##
13
##########################################################################/
14
##
15
## Copyright (C) 2015, Gisselquist Technology, LLC
16
##
17
## This program is free software (firmware): you can redistribute it and/or
18
## modify it under the terms of  the GNU General Public License as published
19
## by the Free Software Foundation, either version 3 of the License, or (at
20
## your option) any later version.
21
##
22
## This program is distributed in the hope that it will be useful, but WITHOUT
23
## ANY WARRANTY; without even the implied warranty of MERCHANTIBILITY or
24
## FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
25
## for more details.
26
##
27
## License:     GPL, v3, as defined and found on www.gnu.org,
28
##              http:##www.gnu.org/licenses/gpl.html
29
##
30
##
31
##########################################################################/
32
##
33
##
34 3 dgisselq
all:    test
35 2 dgisselq
YYMMDD=`date +%Y%m%d`
36
CXX   := g++
37
FBDIR := .
38
VDIRFB:= $(FBDIR)/obj_dir
39
 
40
.PHONY: test
41
test: $(VDIRFB)/Vbusmaster__ALL.a
42
 
43
CPUDR := cpu
44 117 dgisselq
CPUSOURCESnD := zipcpu.v cpuops.v cpudefs.v pipefetch.v         \
45 2 dgisselq
                        pfcache.v idecode.v                             \
46
                        pipemem.v prefetch.v wbpriarbiter.v             \
47 114 dgisselq
        zipsystem.v zipcounter.v zipjiffies.v ziptimer.v zipbones.v     \
48 2 dgisselq
                wbdmac.v icontrol.v wbwatchdog.v
49
CPUSOURCES := $(addprefix $(CPUDR)/,$(CPUSOURCESnD))
50
 
51
JTAGBUS := wbufifo.v wbubus.v wbucompactlines.v                 \
52
        wbucompress.v wbudecompress.v wbudeword.v wbuexec.v             \
53
        wbuidleint.v wbuinput.v wbuoutput.v wbureadcw.v wbusixchar.v    \
54
        wbutohex.v
55 113 dgisselq
PERIPHERALS:= wbgpio.v wbpwmaudio.v rxuart.v txuart.v uartdev.v         \
56 7 dgisselq
        rtcdate.v rtclight.v
57 74 dgisselq
SOURCES := busmaster.v wbscope.v wbsdram.v                              \
58
        ioslave.v rtclight.v    rtcdate.v                               \
59
        wbspiflash.v lldspi.v sdspi.v spiarbiter.v                      \
60 2 dgisselq
        $(CPUSOURCES) $(JTAGBUS) $(PERIPHERALS)
61
 
62
$(VDIRFB)/Vbusmaster__ALL.a: $(VDIRFB)/Vbusmaster.h $(VDIRFB)/Vbusmaster.cpp
63
$(VDIRFB)/Vbusmaster__ALL.a: $(VDIRFB)/Vbusmaster.mk
64
$(VDIRFB)/Vbusmaster.h $(VDIRFB)/Vbusmaster.cpp $(VDIRFB)/Vbusmaster.mk: $(SOURCES)
65
 
66
$(VDIRFB)/V%.cpp $(VDIRFB)/V%.h $(VDIRFB)/V%.mk: $(FBDIR)/%.v
67
        verilator -cc -y $(CPUDR) $*.v
68
 
69
$(VDIRFB)/V%__ALL.a: $(VDIRFB)/V%.mk
70
        cd $(VDIRFB); make -f V$*.mk
71
 
72
.PHONY:
73
archive:
74
        tar --transform s,^,$(YYMMDD)-rtl/, -chjf $(YYMMDD)-rtl.tjz Makefile *.v cpu/*.v
75
 
76
.PHONY: clean
77
clean:
78
        rm -rf $(VDIRFB)/*.mk
79
        rm -rf $(VDIRFB)/*.cpp
80
        rm -rf $(VDIRFB)/*.h
81
        rm -rf $(VDIRFB)/
82
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.