OpenCores
URL https://opencores.org/ocsvn/yavga/yavga/trunk

Subversion Repositories yavga

[/] [yavga/] [trunk/] [vhdl/] [README.txt] - Blame information for rev 35

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 sandroamt
########################################################
2
#### This file is part of the yaVGA project         ####
3
#### http://www.opencores.org/?do=project&who=yavga ####
4
########################################################
5
 
6
FIles:
7
 
8
charmaps_ROM.vhd
9
  This file is the char map rom initialization. If you like you can modify it using
10
  ../charmaps/convert.sh (it read chars.map and write on the standard output a BRAM
11
  vhdl initialization chunk to be completed...)
12
 
13
chars_RAM.vhd
14
  This file is the char ram
15
 
16
README.txt
17
  This file
18
 
19
s3e_starter_1600k.ucf
20
  The ucf constraint to be used with the DIGILENT s3e_starter_1600k kit
21
 
22
s3e_starter_1600k.vhd
23
  The top vhdl to use to test the vga controller with the DIGILENT s3e_starter_1600k kit.
24 25 sandroamt
  The test write random chars to the screen each few seconds (currently the random write
25
   is replaced by some ?debug? char write and by some config params write...).
26 2 sandroamt
 
27
vga_ctrl.vhd
28
  The vga controller main file
29
 
30
waveform_RAM.vhd
31
  This file is the waveform ram
32 35 sandroamt
 
33
yavga_pkg.vhd
34
  yavga package

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.