OpenCores
URL https://opencores.org/ocsvn/yifive/yifive/trunk

Subversion Repositories yifive

[/] [yifive/] [trunk/] [caravel_yifive/] [verilog/] [dv/] [user_risc_boot/] [uprj_netlists.v] - Blame information for rev 22

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 22 dinesha
// SPDX-FileCopyrightText: 2020 Efabless Corporation
2
//
3
// Licensed under the Apache License, Version 2.0 (the "License");
4
// you may not use this file except in compliance with the License.
5
// You may obtain a copy of the License at
6
//
7
//      http://www.apache.org/licenses/LICENSE-2.0
8
//
9
// Unless required by applicable law or agreed to in writing, software
10
// distributed under the License is distributed on an "AS IS" BASIS,
11
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
12
// See the License for the specific language governing permissions and
13
// limitations under the License.
14
// SPDX-License-Identifier: Apache-2.0
15
 
16
// Include caravel global defines for the number of the user project IO pads 
17
`define USE_POWER_PINS
18
 
19
    `include "spi_master/src/spim_top.sv"
20
    `include "spi_master/src/spim_regs.sv"
21
    `include "spi_master/src/spim_clkgen.sv"
22
    `include "spi_master/src/spim_ctrl.sv"
23
    `include "spi_master/src/spim_rx.sv"
24
    `include "spi_master/src/spim_tx.sv"
25
 
26
     `include "sdram_ctrl/src/top/sdrc_top.v"
27
     `include "sdram_ctrl/src/wb2sdrc/wb2sdrc.v"
28
     `include "lib/async_fifo.sv"
29
     `include "sdram_ctrl/src/core/sdrc_core.v"
30
     `include "sdram_ctrl/src/core/sdrc_bank_ctl.v"
31
     `include "sdram_ctrl/src/core/sdrc_bank_fsm.v"
32
     `include "sdram_ctrl/src/core/sdrc_bs_convert.v"
33
     `include "sdram_ctrl/src/core/sdrc_req_gen.v"
34
     `include "sdram_ctrl/src/core/sdrc_xfr_ctl.v"
35
 
36
     `include "lib/registers.v"
37
     `include "lib/clk_ctl.v"
38
     `include "digital_core/src/glbl_cfg.sv"
39
     `include "digital_core/src/digital_core.sv"
40
 
41
     `include "wb_interconnect/src/wb_arb.sv"
42
     `include "wb_interconnect/src/wb_interconnect.sv"
43
 
44
 
45
     `include "syntacore/scr1/src/core/pipeline/scr1_pipe_hdu.sv"
46
     `include "syntacore/scr1/src/core/pipeline/scr1_pipe_tdu.sv"
47
     `include "syntacore/scr1/src/core/pipeline/scr1_ipic.sv"
48
     `include "syntacore/scr1/src/core/pipeline/scr1_pipe_csr.sv"
49
     `include "syntacore/scr1/src/core/pipeline/scr1_pipe_exu.sv"
50
     `include "syntacore/scr1/src/core/pipeline/scr1_pipe_ialu.sv"
51
     `include "syntacore/scr1/src/core/pipeline/scr1_pipe_idu.sv"
52
     `include "syntacore/scr1/src/core/pipeline/scr1_pipe_ifu.sv"
53
     `include "syntacore/scr1/src/core/pipeline/scr1_pipe_lsu.sv"
54
     `include "syntacore/scr1/src/core/pipeline/scr1_pipe_mprf.sv"
55
     `include "syntacore/scr1/src/core/pipeline/scr1_pipe_top.sv"
56
     `include "syntacore/scr1/src/core/primitives/scr1_reset_cells.sv"
57
     `include "syntacore/scr1/src/core/primitives/scr1_cg.sv"
58
     `include "syntacore/scr1/src/core/scr1_clk_ctrl.sv"
59
     `include "syntacore/scr1/src/core/scr1_tapc_shift_reg.sv"
60
     `include "syntacore/scr1/src/core/scr1_tapc.sv"
61
     `include "syntacore/scr1/src/core/scr1_tapc_synchronizer.sv"
62
     `include "syntacore/scr1/src/core/scr1_core_top.sv"
63
     `include "syntacore/scr1/src/core/scr1_dm.sv"
64
     `include "syntacore/scr1/src/core/scr1_dmi.sv"
65
     `include "syntacore/scr1/src/core/scr1_scu.sv"
66
 
67
     `include "syntacore/scr1/src/top/scr1_dmem_router.sv"
68
     `include "syntacore/scr1/src/top/scr1_dp_memory.sv"
69
     `include "syntacore/scr1/src/top/scr1_tcm.sv"
70
     `include "syntacore/scr1/src/top/scr1_timer.sv"
71
     `include "syntacore/scr1/src/top/scr1_dmem_wb.sv"
72
     `include "syntacore/scr1/src/top/scr1_imem_wb.sv"
73
     `include "syntacore/scr1/src/top/scr1_top_wb.sv"
74
     `include "lib/sync_fifo.sv"

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.