| 1 |
20 |
dinesha |
|
| 2 |
|
|
+incdir+../sdram_ctrl/src/defs
|
| 3 |
|
|
+incdir+../syntacore/scr1/src/includes
|
| 4 |
|
|
|
| 5 |
|
|
../spi_master/src/spim_top.sv
|
| 6 |
|
|
../spi_master/src/spim_regs.sv
|
| 7 |
|
|
../spi_master/src/spim_clkgen.sv
|
| 8 |
|
|
../spi_master/src/spim_ctrl.sv
|
| 9 |
|
|
../spi_master/src/spim_rx.sv
|
| 10 |
|
|
../spi_master/src/spim_tx.sv
|
| 11 |
|
|
|
| 12 |
|
|
../sdram_ctrl/src/top/sdrc_top.v
|
| 13 |
|
|
../sdram_ctrl/src/wb2sdrc/wb2sdrc.v
|
| 14 |
|
|
../lib/async_fifo.sv
|
| 15 |
|
|
../sdram_ctrl/src/core/sdrc_core.v
|
| 16 |
|
|
../sdram_ctrl/src/core/sdrc_bank_ctl.v
|
| 17 |
|
|
../sdram_ctrl/src/core/sdrc_bank_fsm.v
|
| 18 |
|
|
../sdram_ctrl/src/core/sdrc_bs_convert.v
|
| 19 |
|
|
../sdram_ctrl/src/core/sdrc_req_gen.v
|
| 20 |
|
|
../sdram_ctrl/src/core/sdrc_xfr_ctl.v
|
| 21 |
|
|
|
| 22 |
|
|
../lib/wb_crossbar.v
|
| 23 |
|
|
./src/digital_core.sv
|
| 24 |
|
|
|
| 25 |
|
|
|
| 26 |
|
|
../syntacore/scr1/src/core/pipeline/scr1_pipe_hdu.sv
|
| 27 |
|
|
../syntacore/scr1/src/core/pipeline/scr1_pipe_tdu.sv
|
| 28 |
|
|
../syntacore/scr1/src/core/pipeline/scr1_ipic.sv
|
| 29 |
|
|
../syntacore/scr1/src/core/pipeline/scr1_pipe_csr.sv
|
| 30 |
|
|
../syntacore/scr1/src/core/pipeline/scr1_pipe_exu.sv
|
| 31 |
|
|
../syntacore/scr1/src/core/pipeline/scr1_pipe_ialu.sv
|
| 32 |
|
|
../syntacore/scr1/src/core/pipeline/scr1_pipe_idu.sv
|
| 33 |
|
|
../syntacore/scr1/src/core/pipeline/scr1_pipe_ifu.sv
|
| 34 |
|
|
../syntacore/scr1/src/core/pipeline/scr1_pipe_lsu.sv
|
| 35 |
|
|
../syntacore/scr1/src/core/pipeline/scr1_pipe_mprf.sv
|
| 36 |
|
|
../syntacore/scr1/src/core/pipeline/scr1_pipe_top.sv
|
| 37 |
|
|
../syntacore/scr1/src/core/primitives/scr1_reset_cells.sv
|
| 38 |
|
|
../syntacore/scr1/src/core/primitives/scr1_cg.sv
|
| 39 |
|
|
../syntacore/scr1/src/core/scr1_clk_ctrl.sv
|
| 40 |
|
|
../syntacore/scr1/src/core/scr1_tapc_shift_reg.sv
|
| 41 |
|
|
../syntacore/scr1/src/core/scr1_tapc.sv
|
| 42 |
|
|
../syntacore/scr1/src/core/scr1_tapc_synchronizer.sv
|
| 43 |
|
|
../syntacore/scr1/src/core/scr1_core_top.sv
|
| 44 |
|
|
../syntacore/scr1/src/core/scr1_dm.sv
|
| 45 |
|
|
../syntacore/scr1/src/core/scr1_dmi.sv
|
| 46 |
|
|
../syntacore/scr1/src/core/scr1_scu.sv
|
| 47 |
|
|
|
| 48 |
|
|
../syntacore/scr1/src/top/scr1_dmem_router.sv
|
| 49 |
|
|
../syntacore/scr1/src/top/scr1_dp_memory.sv
|
| 50 |
|
|
../syntacore/scr1/src/top/scr1_tcm.sv
|
| 51 |
|
|
../syntacore/scr1/src/top/scr1_timer.sv
|
| 52 |
|
|
../syntacore/scr1/src/top/scr1_dmem_wb.sv
|
| 53 |
|
|
../syntacore/scr1/src/top/scr1_imem_wb.sv
|
| 54 |
|
|
../syntacore/scr1/src/top/scr1_top_wb.sv
|
| 55 |
|
|
../lib/sync_fifo.sv
|
| 56 |
|
|
|
