OpenCores
URL https://opencores.org/ocsvn/z80soc/z80soc/trunk

Subversion Repositories z80soc

[/] [z80soc/] [trunk/] [V0.7/] [S3E/] [memoryCores/] [vram3200x8.asy] - Blame information for rev 34

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 34 rrred 
Version 4
2 
SymbolType BLOCK
3 
TEXT 32 32 LEFT 4 vram3200x8
4 
RECTANGLE Normal 32 32 544 672
5 
LINE Wide 0 80 32 80
6 
PIN 0 80 LEFT 36
7 
PINATTR PinName addra[11:0]
8 
PINATTR Polarity IN
9 
LINE Wide 0 112 32 112
10 
PIN 0 112 LEFT 36
11 
PINATTR PinName dina[7:0]
12 
PINATTR Polarity IN
13 
LINE Wide 0 208 32 208
14 
PIN 0 208 LEFT 36
15 
PINATTR PinName wea[0:0]
16 
PINATTR Polarity IN
17 
LINE Normal 0 272 32 272
18 
PIN 0 272 LEFT 36
19 
PINATTR PinName clka
20 
PINATTR Polarity IN
21 
LINE Wide 0 432 32 432
22 
PIN 0 432 LEFT 36
23 
PINATTR PinName addrb[11:0]
24 
PINATTR Polarity IN
25 
LINE Wide 0 464 32 464
26 
PIN 0 464 LEFT 36
27 
PINATTR PinName dinb[7:0]
28 
PINATTR Polarity IN
29 
LINE Wide 0 560 32 560
30 
PIN 0 560 LEFT 36
31 
PINATTR PinName web[0:0]
32 
PINATTR Polarity IN
33 
LINE Normal 0 624 32 624
34 
PIN 0 624 LEFT 36
35 
PINATTR PinName clkb
36 
PINATTR Polarity IN
37 
LINE Wide 576 80 544 80
38 
PIN 576 80 RIGHT 36
39 
PINATTR PinName douta[7:0]
40 
PINATTR Polarity OUT
41 
LINE Wide 576 368 544 368
42 
PIN 576 368 RIGHT 36
43 
PINATTR PinName doutb[7:0]
44 
PINATTR Polarity OUT
45 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.