OpenCores
URL https://opencores.org/ocsvn/z80soc/z80soc/trunk

Subversion Repositories z80soc

[/] [z80soc/] [trunk/] [V0.7.2/] [DE1/] [vhdl/] [video_PLL.vhd] - Blame information for rev 44

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 44 rrred
-- megafunction wizard: %ALTPLL%
2
-- GENERATION: STANDARD
3
-- VERSION: WM1.0
4
-- MODULE: altpll 
5
 
6
-- ============================================================
7
-- File Name: video_PLL.vhd
8
-- Megafunction Name(s):
9
--                      altpll
10
-- ============================================================
11
-- ************************************************************
12
-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
13
--
14
-- 5.0 Build 168 06/22/2005 SP 1 SJ Web Edition
15
-- ************************************************************
16
 
17
 
18
--Copyright (C) 1991-2005 Altera Corporation
19
--Your use of Altera Corporation's design tools, logic functions 
20
--and other software and tools, and its AMPP partner logic       
21
--functions, and any output files any of the foregoing           
22
--(including device programming or simulation files), and any    
23
--associated documentation or information are expressly subject  
24
--to the terms and conditions of the Altera Program License      
25
--Subscription Agreement, Altera MegaCore Function License       
26
--Agreement, or other applicable license agreement, including,   
27
--without limitation, that your use is for the sole purpose of   
28
--programming logic devices manufactured by Altera and sold by   
29
--Altera or its authorized distributors.  Please refer to the    
30
--applicable agreement for further details.
31
 
32
 
33
LIBRARY ieee;
34
USE ieee.std_logic_1164.all;
35
 
36
LIBRARY altera_mf;
37
USE altera_mf.altera_mf_components.all;
38
 
39
ENTITY video_PLL IS
40
        PORT
41
        (
42
                inclk0          : IN STD_LOGIC  := '0';
43
                c0              : OUT STD_LOGIC
44
        );
45
END video_PLL;
46
 
47
 
48
ARCHITECTURE SYN OF video_pll IS
49
 
50
        SIGNAL sub_wire0        : STD_LOGIC_VECTOR (5 DOWNTO 0);
51
        SIGNAL sub_wire1        : STD_LOGIC ;
52
        SIGNAL sub_wire2        : STD_LOGIC ;
53
        SIGNAL sub_wire3        : STD_LOGIC_VECTOR (1 DOWNTO 0);
54
        SIGNAL sub_wire4_bv     : BIT_VECTOR (0 DOWNTO 0);
55
        SIGNAL sub_wire4        : STD_LOGIC_VECTOR (0 DOWNTO 0);
56
 
57
 
58
 
59
        COMPONENT altpll
60
        GENERIC (
61
                clk0_duty_cycle         : NATURAL;
62
                lpm_type                : STRING;
63
                clk0_multiply_by                : NATURAL;
64
                inclk0_input_frequency          : NATURAL;
65
                clk0_divide_by          : NATURAL;
66
                pll_type                : STRING;
67
                intended_device_family          : STRING;
68
                operation_mode          : STRING;
69
                compensate_clock                : STRING;
70
                clk0_phase_shift                : STRING
71
        );
72
        PORT (
73
                        inclk   : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
74
                        clk     : OUT STD_LOGIC_VECTOR (5 DOWNTO 0)
75
        );
76
        END COMPONENT;
77
 
78
BEGIN
79
        sub_wire4_bv(0 DOWNTO 0) <= "0";
80
        sub_wire4    <= To_stdlogicvector(sub_wire4_bv);
81
        sub_wire1    <= sub_wire0(0);
82
        c0    <= sub_wire1;
83
        sub_wire2    <= inclk0;
84
        sub_wire3    <= sub_wire4(0 DOWNTO 0) & sub_wire2;
85
 
86
        altpll_component : altpll
87
        GENERIC MAP (
88
                clk0_duty_cycle => 50,
89
                lpm_type => "altpll",
90
                clk0_multiply_by => 1,
91
                inclk0_input_frequency => 20000,
92
                clk0_divide_by => 2,
93
                pll_type => "FAST",
94
                intended_device_family => "Cyclone II",
95
                operation_mode => "NORMAL",
96
                compensate_clock => "CLK0",
97
                clk0_phase_shift => "0"
98
        )
99
        PORT MAP (
100
                inclk => sub_wire3,
101
                clk => sub_wire0
102
        );
103
 
104
 
105
 
106
END SYN;
107
 
108
-- ============================================================
109
-- CNX file retrieval info
110
-- ============================================================
111
-- Retrieval info: PRIVATE: MIRROR_CLK0 STRING "0"
112
-- Retrieval info: PRIVATE: PHASE_SHIFT_UNIT0 STRING "deg"
113
-- Retrieval info: PRIVATE: OUTPUT_FREQ_UNIT0 STRING "MHz"
114
-- Retrieval info: PRIVATE: INCLK1_FREQ_UNIT_COMBO STRING "MHz"
115
-- Retrieval info: PRIVATE: SPREAD_USE STRING "0"
116
-- Retrieval info: PRIVATE: SPREAD_FEATURE_ENABLED STRING "0"
117
-- Retrieval info: PRIVATE: GLOCKED_COUNTER_EDIT_CHANGED STRING "1"
118
-- Retrieval info: PRIVATE: GLOCK_COUNTER_EDIT NUMERIC "1048575"
119
-- Retrieval info: PRIVATE: SRC_SYNCH_COMP_RADIO STRING "0"
120
-- Retrieval info: PRIVATE: DUTY_CYCLE0 STRING "50.00000000"
121
-- Retrieval info: PRIVATE: PHASE_SHIFT0 STRING "0.00000000"
122
-- Retrieval info: PRIVATE: MULT_FACTOR0 NUMERIC "1"
123
-- Retrieval info: PRIVATE: OUTPUT_FREQ_MODE0 STRING "1"
124
-- Retrieval info: PRIVATE: SPREAD_PERCENT STRING "0.500"
125
-- Retrieval info: PRIVATE: LOCKED_OUTPUT_CHECK STRING "0"
126
-- Retrieval info: PRIVATE: PLL_ARESET_CHECK STRING "0"
127
-- Retrieval info: PRIVATE: STICKY_CLK0 STRING "1"
128
-- Retrieval info: PRIVATE: BANDWIDTH STRING "1.000"
129
-- Retrieval info: PRIVATE: BANDWIDTH_USE_CUSTOM STRING "0"
130
-- Retrieval info: PRIVATE: DEVICE_SPEED_GRADE STRING "6"
131
-- Retrieval info: PRIVATE: SPREAD_FREQ STRING "50.000"
132
-- Retrieval info: PRIVATE: BANDWIDTH_FEATURE_ENABLED STRING "0"
133
-- Retrieval info: PRIVATE: LONG_SCAN_RADIO STRING "1"
134
-- Retrieval info: PRIVATE: PLL_ENHPLL_CHECK NUMERIC "0"
135
-- Retrieval info: PRIVATE: LVDS_MODE_DATA_RATE_DIRTY NUMERIC "0"
136
-- Retrieval info: PRIVATE: USE_CLK0 STRING "1"
137
-- Retrieval info: PRIVATE: INCLK1_FREQ_EDIT_CHANGED STRING "1"
138
-- Retrieval info: PRIVATE: SCAN_FEATURE_ENABLED STRING "0"
139
-- Retrieval info: PRIVATE: ZERO_DELAY_RADIO STRING "0"
140
-- Retrieval info: PRIVATE: PLL_PFDENA_CHECK STRING "0"
141
-- Retrieval info: PRIVATE: CREATE_CLKBAD_CHECK STRING "0"
142
-- Retrieval info: PRIVATE: INCLK1_FREQ_EDIT STRING "100.000"
143
-- Retrieval info: PRIVATE: CUR_DEDICATED_CLK STRING "c0"
144
-- Retrieval info: PRIVATE: PLL_FASTPLL_CHECK NUMERIC "0"
145
-- Retrieval info: PRIVATE: ACTIVECLK_CHECK STRING "0"
146
-- Retrieval info: PRIVATE: BANDWIDTH_FREQ_UNIT STRING "MHz"
147
-- Retrieval info: PRIVATE: INCLK0_FREQ_UNIT_COMBO STRING "MHz"
148
-- Retrieval info: PRIVATE: GLOCKED_MODE_CHECK STRING "0"
149
-- Retrieval info: PRIVATE: NORMAL_MODE_RADIO STRING "1"
150
-- Retrieval info: PRIVATE: CUR_FBIN_CLK STRING "e0"
151
-- Retrieval info: PRIVATE: DIV_FACTOR0 NUMERIC "1"
152
-- Retrieval info: PRIVATE: INCLK1_FREQ_UNIT_CHANGED STRING "1"
153
-- Retrieval info: PRIVATE: HAS_MANUAL_SWITCHOVER STRING "1"
154
-- Retrieval info: PRIVATE: EXT_FEEDBACK_RADIO STRING "0"
155
-- Retrieval info: PRIVATE: PLL_AUTOPLL_CHECK NUMERIC "1"
156
-- Retrieval info: PRIVATE: CLKLOSS_CHECK STRING "0"
157
-- Retrieval info: PRIVATE: BANDWIDTH_USE_AUTO STRING "1"
158
-- Retrieval info: PRIVATE: SHORT_SCAN_RADIO STRING "0"
159
-- Retrieval info: PRIVATE: LVDS_MODE_DATA_RATE STRING "500.000"
160
-- Retrieval info: PRIVATE: CLKSWITCH_CHECK STRING "0"
161
-- Retrieval info: PRIVATE: SPREAD_FREQ_UNIT STRING "KHz"
162
-- Retrieval info: PRIVATE: PLL_ENA_CHECK STRING "0"
163
-- Retrieval info: PRIVATE: INCLK0_FREQ_EDIT STRING "50.000"
164
-- Retrieval info: PRIVATE: CNX_NO_COMPENSATE_RADIO STRING "0"
165
-- Retrieval info: PRIVATE: INT_FEEDBACK__MODE_RADIO STRING "1"
166
-- Retrieval info: PRIVATE: OUTPUT_FREQ0 STRING "25.000"
167
-- Retrieval info: PRIVATE: PRIMARY_CLK_COMBO STRING "inclk0"
168
-- Retrieval info: PRIVATE: CREATE_INCLK1_CHECK STRING "0"
169
-- Retrieval info: PRIVATE: SACN_INPUTS_CHECK STRING "0"
170
-- Retrieval info: PRIVATE: DEV_FAMILY STRING "Cyclone II"
171
-- Retrieval info: PRIVATE: SWITCHOVER_COUNT_EDIT NUMERIC "1"
172
-- Retrieval info: PRIVATE: SWITCHOVER_FEATURE_ENABLED STRING "1"
173
-- Retrieval info: PRIVATE: BANDWIDTH_PRESET STRING "Low"
174
-- Retrieval info: PRIVATE: GLOCKED_FEATURE_ENABLED STRING "1"
175
-- Retrieval info: PRIVATE: USE_CLKENA0 STRING "0"
176
-- Retrieval info: PRIVATE: LVDS_PHASE_SHIFT_UNIT0 STRING "deg"
177
-- Retrieval info: PRIVATE: CLKBAD_SWITCHOVER_CHECK STRING "0"
178
-- Retrieval info: PRIVATE: BANDWIDTH_USE_PRESET STRING "0"
179
-- Retrieval info: PRIVATE: PLL_LVDS_PLL_CHECK NUMERIC "0"
180
-- Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
181
-- Retrieval info: CONSTANT: CLK0_DUTY_CYCLE NUMERIC "50"
182
-- Retrieval info: CONSTANT: LPM_TYPE STRING "altpll"
183
-- Retrieval info: CONSTANT: CLK0_MULTIPLY_BY NUMERIC "1"
184
-- Retrieval info: CONSTANT: INCLK0_INPUT_FREQUENCY NUMERIC "20000"
185
-- Retrieval info: CONSTANT: CLK0_DIVIDE_BY NUMERIC "2"
186
-- Retrieval info: CONSTANT: PLL_TYPE STRING "FAST"
187
-- Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone II"
188
-- Retrieval info: CONSTANT: OPERATION_MODE STRING "NORMAL"
189
-- Retrieval info: CONSTANT: COMPENSATE_CLOCK STRING "CLK0"
190
-- Retrieval info: CONSTANT: CLK0_PHASE_SHIFT STRING "0"
191
-- Retrieval info: USED_PORT: c0 0 0 0 0 OUTPUT VCC "c0"
192
-- Retrieval info: USED_PORT: @clk 0 0 6 0 OUTPUT VCC "@clk[5..0]"
193
-- Retrieval info: USED_PORT: inclk0 0 0 0 0 INPUT GND "inclk0"
194
-- Retrieval info: USED_PORT: @extclk 0 0 4 0 OUTPUT VCC "@extclk[3..0]"
195
-- Retrieval info: USED_PORT: @inclk 0 0 2 0 INPUT VCC "@inclk[1..0]"
196
-- Retrieval info: CONNECT: @inclk 0 0 1 0 inclk0 0 0 0 0
197
-- Retrieval info: CONNECT: c0 0 0 0 0 @clk 0 0 1 0
198
-- Retrieval info: CONNECT: @inclk 0 0 1 1 GND 0 0 0 0
199
-- Retrieval info: GEN_FILE: TYPE_NORMAL video_PLL.vhd TRUE FALSE
200
-- Retrieval info: GEN_FILE: TYPE_NORMAL video_PLL.inc FALSE FALSE
201
-- Retrieval info: GEN_FILE: TYPE_NORMAL video_PLL.cmp TRUE FALSE
202
-- Retrieval info: GEN_FILE: TYPE_NORMAL video_PLL.bsf FALSE FALSE
203
-- Retrieval info: GEN_FILE: TYPE_NORMAL video_PLL_inst.vhd TRUE FALSE

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.