| 1 |
46 |
rrred |
Flow report for z80soc
|
| 2 |
|
|
Sun Jun 19 14:43:21 2016
|
| 3 |
|
|
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
|
| 4 |
|
|
|
| 5 |
|
|
|
| 6 |
|
|
---------------------
|
| 7 |
|
|
; Table of Contents ;
|
| 8 |
|
|
---------------------
|
| 9 |
|
|
1. Legal Notice
|
| 10 |
|
|
2. Flow Summary
|
| 11 |
|
|
3. Flow Settings
|
| 12 |
|
|
4. Flow Non-Default Global Settings
|
| 13 |
|
|
5. Flow Elapsed Time
|
| 14 |
|
|
6. Flow OS Summary
|
| 15 |
|
|
7. Flow Log
|
| 16 |
|
|
8. Flow Messages
|
| 17 |
|
|
9. Flow Suppressed Messages
|
| 18 |
|
|
|
| 19 |
|
|
|
| 20 |
|
|
|
| 21 |
|
|
----------------
|
| 22 |
|
|
; Legal Notice ;
|
| 23 |
|
|
----------------
|
| 24 |
|
|
Copyright (C) 1991-2013 Altera Corporation
|
| 25 |
|
|
Your use of Altera Corporation's design tools, logic functions
|
| 26 |
|
|
and other software and tools, and its AMPP partner logic
|
| 27 |
|
|
functions, and any output files from any of the foregoing
|
| 28 |
|
|
(including device programming or simulation files), and any
|
| 29 |
|
|
associated documentation or information are expressly subject
|
| 30 |
|
|
to the terms and conditions of the Altera Program License
|
| 31 |
|
|
Subscription Agreement, Altera MegaCore Function License
|
| 32 |
|
|
Agreement, or other applicable license agreement, including,
|
| 33 |
|
|
without limitation, that your use is for the sole purpose of
|
| 34 |
|
|
programming logic devices manufactured by Altera and sold by
|
| 35 |
|
|
Altera or its authorized distributors. Please refer to the
|
| 36 |
|
|
applicable agreement for further details.
|
| 37 |
|
|
|
| 38 |
|
|
|
| 39 |
|
|
|
| 40 |
|
|
+--------------------------------------------------------------------------------------+
|
| 41 |
|
|
; Flow Summary ;
|
| 42 |
|
|
+------------------------------------+-------------------------------------------------+
|
| 43 |
|
|
; Flow Status ; Successful - Sun Jun 19 14:43:11 2016 ;
|
| 44 |
|
|
; Quartus II 64-Bit Version ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
|
| 45 |
|
|
; Revision Name ; z80soc ;
|
| 46 |
|
|
; Top-level Entity Name ; Z80SOC ;
|
| 47 |
|
|
; Family ; Cyclone II ;
|
| 48 |
|
|
; Device ; EP2C20F484C7 ;
|
| 49 |
|
|
; Timing Models ; Final ;
|
| 50 |
|
|
; Total logic elements ; 2,544 / 18,752 ( 14 % ) ;
|
| 51 |
|
|
; Total combinational functions ; 2,465 / 18,752 ( 13 % ) ;
|
| 52 |
|
|
; Dedicated logic registers ; 535 / 18,752 ( 3 % ) ;
|
| 53 |
|
|
; Total registers ; 535 ;
|
| 54 |
|
|
; Total pins ; 281 / 315 ( 89 % ) ;
|
| 55 |
|
|
; Total virtual pins ; 0 ;
|
| 56 |
|
|
; Total memory bits ; 196,600 / 239,616 ( 82 % ) ;
|
| 57 |
|
|
; Embedded Multiplier 9-bit elements ; 0 / 52 ( 0 % ) ;
|
| 58 |
|
|
; Total PLLs ; 0 / 4 ( 0 % ) ;
|
| 59 |
|
|
+------------------------------------+-------------------------------------------------+
|
| 60 |
|
|
|
| 61 |
|
|
|
| 62 |
|
|
+-----------------------------------------+
|
| 63 |
|
|
; Flow Settings ;
|
| 64 |
|
|
+-------------------+---------------------+
|
| 65 |
|
|
; Option ; Setting ;
|
| 66 |
|
|
+-------------------+---------------------+
|
| 67 |
|
|
; Start date & time ; 06/19/2016 14:40:57 ;
|
| 68 |
|
|
; Main task ; Compilation ;
|
| 69 |
|
|
; Revision Name ; z80soc ;
|
| 70 |
|
|
+-------------------+---------------------+
|
| 71 |
|
|
|
| 72 |
|
|
|
| 73 |
|
|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|
| 74 |
|
|
; Flow Non-Default Global Settings ;
|
| 75 |
|
|
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+------------+
|
| 76 |
|
|
; Assignment Name ; Value ; Default Value ; Entity Name ; Section Id ;
|
| 77 |
|
|
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+------------+
|
| 78 |
|
|
; AUTO_SHIFT_REGISTER_RECOGNITION ; Off ; Auto ; -- ; -- ;
|
| 79 |
|
|
; COMPILER_SIGNATURE_ID ; 8796761971725.146637245601564 ; -- ; -- ; -- ;
|
| 80 |
|
|
; ENABLE_DA_RULE ; C101, C102, C103, C104, C105, C106, R101, R102, R103, R104, R105, T101, T102, A101, A102, A103, A104, A105, A106, A107, A108, A109, A110, S101, S102, S103, S104, D101, D102, D103, H101, H102, M101, M102, M103, M104, M105 ; -- ; -- ; -- ;
|
| 81 |
|
|
; FITTER_EFFORT ; Fast Fit ; Auto Fit ; -- ; -- ;
|
| 82 |
|
|
; MISC_FILE ; C:/Users/Ronivon/Desktop/FPGA Projetos/Z80SoC/V0.7/DE1/z80soc.dpf ; -- ; -- ; -- ;
|
| 83 |
|
|
; PARTITION_COLOR ; 2147039 ; -- ; -- ; Top ;
|
| 84 |
|
|
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING ; -- ; -- ; Top ;
|
| 85 |
|
|
; PARTITION_NETLIST_TYPE ; SOURCE ; -- ; -- ; Top ;
|
| 86 |
|
|
; SMART_RECOMPILE ; On ; Off ; -- ; -- ;
|
| 87 |
|
|
; USE_GENERATED_PHYSICAL_CONSTRAINTS ; Off ; -- ; -- ; eda_palace ;
|
| 88 |
|
|
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+------------+
|
| 89 |
|
|
|
| 90 |
|
|
|
| 91 |
|
|
+-------------------------------------------------------------------------------------------------------------------------------+
|
| 92 |
|
|
; Flow Elapsed Time ;
|
| 93 |
|
|
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
|
| 94 |
|
|
; Module Name ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
|
| 95 |
|
|
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
|
| 96 |
|
|
; Analysis & Synthesis ; 00:01:01 ; 1.0 ; 534 MB ; 00:00:44 ;
|
| 97 |
|
|
; Fitter ; 00:00:55 ; 1.0 ; 659 MB ; 00:00:40 ;
|
| 98 |
|
|
; Assembler ; 00:00:07 ; 1.0 ; 413 MB ; 00:00:06 ;
|
| 99 |
|
|
; TimeQuest Timing Analyzer ; 00:00:08 ; 1.0 ; 438 MB ; 00:00:07 ;
|
| 100 |
|
|
; Total ; 00:02:11 ; -- ; -- ; 00:01:37 ;
|
| 101 |
|
|
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
|
| 102 |
|
|
|
| 103 |
|
|
|
| 104 |
|
|
+----------------------------------------------------------------------------------------+
|
| 105 |
|
|
; Flow OS Summary ;
|
| 106 |
|
|
+---------------------------+------------------+-----------+------------+----------------+
|
| 107 |
|
|
; Module Name ; Machine Hostname ; OS Name ; OS Version ; Processor type ;
|
| 108 |
|
|
+---------------------------+------------------+-----------+------------+----------------+
|
| 109 |
|
|
; Analysis & Synthesis ; VBOXW7-PC ; Windows 7 ; 6.1 ; x86_64 ;
|
| 110 |
|
|
; Fitter ; VBOXW7-PC ; Windows 7 ; 6.1 ; x86_64 ;
|
| 111 |
|
|
; Assembler ; VBOXW7-PC ; Windows 7 ; 6.1 ; x86_64 ;
|
| 112 |
|
|
; TimeQuest Timing Analyzer ; VBOXW7-PC ; Windows 7 ; 6.1 ; x86_64 ;
|
| 113 |
|
|
+---------------------------+------------------+-----------+------------+----------------+
|
| 114 |
|
|
|
| 115 |
|
|
|
| 116 |
|
|
------------
|
| 117 |
|
|
; Flow Log ;
|
| 118 |
|
|
------------
|
| 119 |
|
|
quartus_map --read_settings_files=on --write_settings_files=off z80soc -c z80soc
|
| 120 |
|
|
quartus_fit --read_settings_files=off --write_settings_files=off z80soc -c z80soc
|
| 121 |
|
|
quartus_asm --read_settings_files=off --write_settings_files=off z80soc -c z80soc
|
| 122 |
|
|
quartus_sta z80soc -c z80soc
|
| 123 |
|
|
|
| 124 |
|
|
|
| 125 |
|
|
|
