OpenCores
URL https://opencores.org/ocsvn/zipcpu/zipcpu/trunk

Subversion Repositories zipcpu

[/] [zipcpu/] [trunk/] [bench/] [formal/] [dcache.sby] - Blame information for rev 209

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 209 dgisselq
[tasks]
2
full            system  lock    dualread
3
full_single     system  lock
4
bare            nolocal lock    dualread
5
nolock_nolocal  nolocal nolock  dualread
6
nolock_system   system  nolock  dualread
7
piped           system  lock    dualread
8
cover           system lock     dualread
9
cover_pipe      system lock     dualread cover piped
10
 
11
[options]
12
~cover: mode prove
13
cover:  mode cover
14
depth 16
15
full:           depth 10
16
bare:           depth 11
17
nolock_nolocal: depth 11
18
nolock_system:  depth 11
19
piped:          depth 11
20
cover:          depth 24
21
cover_pipe:     depth 45
22
 
23
[engines]
24
# smtbmc yices
25
smtbmc --nopresat boolector
26
# abc pdr
27
# aiger suprove
28
# aiger avy
29
 
30
[script]
31
read -formal -D DCACHE fwb_master.v
32
read -formal -D DCACHE iscachable.v
33
read -formal -D DCACHE dcache.v
34
piped:          chparam -set OPT_PIPE      1 dcache
35
~piped:         chparam -set OPT_PIPE      0 dcache
36
dualread:       chparam -set OPT_DUAL_READ_PORT 1 dcache
37
~dualread:      chparam -set OPT_DUAL_READ_PORT 0 dcache
38
lock:           chparam -set OPT_LOCK      1 dcache
39
system:         chparam -set OPT_LOCAL_BUS 1 dcache
40
nolock:         chparam -set OPT_LOCK      0 dcache
41
nolocal:        chparam -set OPT_LOCAL_BUS 0 dcache
42
prep -top dcache
43
 
44
[files]
45
../../rtl/core/dcache.v
46
../../rtl/core/iscachable.v
47
../../rtl/ex/fwb_master.v
48
#

powered by: WebSVN 2.1.0

© copyright 1999-2021 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.