OpenCores
URL https://opencores.org/ocsvn/zipcpu/zipcpu/trunk

Subversion Repositories zipcpu

[/] [zipcpu/] [trunk/] [rtl/] [Makefile] - Blame information for rev 2

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dgisselq
################################################################################
2
#
3
# Filename:     Makefile
4
#
5
# Project:      Zip CPU -- a small, lightweight, RISC CPU soft core
6
#
7
# Purpose:      This makefile builds a verilator simulation of the zipsystem.
8
#               It does not make the system within Vivado or Quartus.
9
#
10
#
11
# Creator:      Dan Gisselquist, Ph.D.
12
#               Gisselquist Tecnology, LLC
13
#
14
################################################################################
15
#
16
# Copyright (C) 2015, Gisselquist Technology, LLC
17
#
18
# This program is free software (firmware): you can redistribute it and/or
19
# modify it under the terms of  the GNU General Public License as published
20
# by the Free Software Foundation, either version 3 of the License, or (at
21
# your option) any later version.
22
#
23
# This program is distributed in the hope that it will be useful, but WITHOUT
24
# ANY WARRANTY; without even the implied warranty of MERCHANTIBILITY or
25
# FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
26
# for more details.
27
#
28
# License:      GPL, v3, as defined and found on www.gnu.org,
29
#               http://www.gnu.org/licenses/gpl.html
30
#
31
#
32
################################################################################
33
#
34
.PHONY: all
35
all: zipsystem
36
 
37
CORED:= core
38
PRPHD:= peripherals
39
AUXD := aux
40
VSRC := zipsystem.v                                             \
41
                $(PRPHD)/flashcache.v $(PRPHD)/icontrol.v       \
42
                $(PRPHD)/zipcounter.v $(PRPHD)/zipjiffies.v     \
43
                $(PRPHD)/ziptimer.v $(PRPHD)/ziptrap.v          \
44
        $(CORED)/zipcpu.v $(CORED)/cpuops.v                     \
45
                $(CORED)/pipefetch.v $(CORED)/prefetch.v        \
46
                $(CORED)/memops.v                               \
47
        $(AUXD)/busdelay.v $(AUXD)/wbarbiter.v
48
 
49
VOBJ := obj_dir
50
 
51
$(VOBJ)/Vzipsystem.cpp: $(VSRC)
52
        verilator -cc -y $(CORED)/ -y $(PRPHD) -y $(AUXD) zipsystem.v
53
 
54
$(VOBJ)/Vzipsystem__ALL.a: $(VOBJ)/Vzipsystem.cpp $(VOBJ)/Vzipsystem.h
55
        cd $(VOBJ); make -f Vzipsystem.mk
56
 
57
.PHONY: zipsystem
58
zipsystem: $(VOBJ)/Vzipsystem__ALL.a
59
 
60
.PHONY: clean
61
clean:
62
        rm -rf $(VOBJ)

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.