URL
https://opencores.org/ocsvn/zipcpu/zipcpu/trunk
[/] [zipcpu/] [trunk/] [sw/] [zipdbg/] [README] - Blame information for rev 26
Go to most recent revision |
Details |
Compare with Previous |
View Log
Line No. |
Rev |
Author |
Line |
1 |
26 |
dgisselq |
|
2 |
|
|
This directory contains the Zip System Debugger. If you wish to use it,
|
3 |
|
|
you'll need to define something that implements the DEVBUS interface,
|
4 |
|
|
as found in devbus.h. Basically, the debugger expects to interact with the
|
5 |
|
|
Zip System across a 32-bit bus. Since this interaction is hardware system
|
6 |
|
|
specific, the implementation for your system isn't provided here.
|
7 |
|
|
|
8 |
|
|
Contact me if you need help building such a capability for your system.
|
9 |
|
|
My current implementation transforms a UART signal into 32-bit wishbone
|
10 |
|
|
bus interactions which then support this CPU.
|
11 |
|
|
|
12 |
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.