OpenCores
URL https://opencores.org/ocsvn/zx_ula/zx_ula/trunk

Subversion Repositories zx_ula

[/] [zx_ula/] [branches/] [xilinx/] [spectrum_48k_for_digilent_spartan3_starter_kit_with_ps2_keyboard/] [sp48k_for_spartan3_starter_kit.ucf] - Blame information for rev 10

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 10 mcleod_ide
NET "clk50" LOC = "T9" | IOSTANDARD = LVCMOS33;
2
# Define clock period for 50 MHz oscillator (40%/60% duty-cycle)
3
# NET "clk50" PERIOD = 20.0ns HIGH 40%;
4
 
5
NET "reset" LOC = "L14" | IOSTANDARD = LVCMOS33;
6
 
7
# I/O
8
NET "r" LOC = "E7" | IOSTANDARD = LVCMOS33;
9
NET "g" LOC = "D6" | IOSTANDARD = LVCMOS33;
10
NET "b" LOC = "D5" | IOSTANDARD = LVCMOS33;
11
NET "i" LOC = "D7" | IOSTANDARD = LVCMOS33;
12
 
13
NET "csync" LOC = "D8" | IOSTANDARD = LVCMOS33;
14
NET "audio_out" LOC = "D10" | IOSTANDARD = LVCMOS33;
15
NET "ear" LOC = "T13" | IOSTANDARD = LVCMOS33;
16
 
17
# Debug LED's
18
NET "ledclk" LOC = "P11" | IOSTANDARD = LVCMOS33;
19
NET "ledaux<3>" LOC = "P12" | IOSTANDARD = LVCMOS33;
20
NET "ledaux<2>" LOC = "N12" | IOSTANDARD = LVCMOS33;
21
NET "ledaux<1>" LOC = "P13" | IOSTANDARD = LVCMOS33;
22
NET "ledaux<0>" LOC = "N14" | IOSTANDARD = LVCMOS33;
23
 
24
# Keyboard connections
25
NET "clkps2" LOC = "M16" | IOSTANDARD = LVTTL | PULLUP;
26
#NET "clkps2" CLOCK_DEDICATED_ROUTE = FALSE;
27
NET "dataps2" LOC = "M15" | IOSTANDARD = LVTTL | PULLUP;
28
 
29
# 7-segment display connections and LED's (optional, for PS2 keyboard module)
30
NET "dispanodes<0>" LOC = "D14" | IOSTANDARD = LVCMOS33;
31
NET "dispanodes<1>" LOC = "G14" | IOSTANDARD = LVCMOS33;
32
NET "dispanodes<2>" LOC = "F14" | IOSTANDARD = LVCMOS33;
33
NET "dispanodes<3>" LOC = "E13" | IOSTANDARD = LVCMOS33;
34
 
35
NET "dispcathodes<6>" LOC = "E14" | IOSTANDARD = LVCMOS33;
36
NET "dispcathodes<5>" LOC = "G13" | IOSTANDARD = LVCMOS33;
37
NET "dispcathodes<4>" LOC = "N16" | IOSTANDARD = LVCMOS33;
38
NET "dispcathodes<3>" LOC = "F13" | IOSTANDARD = LVCMOS33;
39
NET "dispcathodes<2>" LOC = "N15" | IOSTANDARD = LVCMOS33;
40
NET "dispcathodes<1>" LOC = "P15" | IOSTANDARD = LVCMOS33;
41
NET "dispcathodes<0>" LOC = "R16" | IOSTANDARD = LVCMOS33;
42
 
43
NET "ledextended" LOC = "P14" | IOSTANDARD = LVCMOS33;
44
NET "ledreleased" LOC = "K12" | IOSTANDARD = LVCMOS33;
45
NET "ledshift" LOC = "L12" | IOSTANDARD = LVCMOS33;
46
 
47
# External SRAM
48
NET "sa<17>" LOC = "L3" | IOSTANDARD = LVCMOS33;
49
NET "sa<16>" LOC = "K5" | IOSTANDARD = LVCMOS33;
50
NET "sa<15>" LOC = "K3" | IOSTANDARD = LVCMOS33;
51
NET "sa<14>" LOC = "J3" | IOSTANDARD = LVCMOS33;
52
NET "sa<13>" LOC = "J4" | IOSTANDARD = LVCMOS33;
53
NET "sa<12>" LOC = "H4" | IOSTANDARD = LVCMOS33;
54
NET "sa<11>" LOC = "H3" | IOSTANDARD = LVCMOS33;
55
NET "sa<10>" LOC = "G5" | IOSTANDARD = LVCMOS33;
56
NET "sa<9>" LOC = "E4" | IOSTANDARD = LVCMOS33;
57
NET "sa<8>" LOC = "E3" | IOSTANDARD = LVCMOS33;
58
NET "sa<7>" LOC = "F4" | IOSTANDARD = LVCMOS33;
59
NET "sa<6>" LOC = "F3" | IOSTANDARD = LVCMOS33;
60
NET "sa<5>" LOC = "G4" | IOSTANDARD = LVCMOS33;
61
NET "sa<4>" LOC = "L4" | IOSTANDARD = LVCMOS33;
62
NET "sa<3>" LOC = "M3" | IOSTANDARD = LVCMOS33;
63
NET "sa<2>" LOC = "M4" | IOSTANDARD = LVCMOS33;
64
NET "sa<1>" LOC = "N3" | IOSTANDARD = LVCMOS33;
65
NET "sa<0>" LOC = "L5" | IOSTANDARD = LVCMOS33;
66
 
67
NET "sd1<7>" LOC = "B1" | IOSTANDARD = LVCMOS33;
68
NET "sd1<6>" LOC = "C1" | IOSTANDARD = LVCMOS33;
69
NET "sd1<5>" LOC = "C2" | IOSTANDARD = LVCMOS33;
70
NET "sd1<4>" LOC = "R5" | IOSTANDARD = LVCMOS33;
71
NET "sd1<3>" LOC = "T5" | IOSTANDARD = LVCMOS33;
72
NET "sd1<2>" LOC = "R6" | IOSTANDARD = LVCMOS33;
73
NET "sd1<1>" LOC = "T8" | IOSTANDARD = LVCMOS33;
74
NET "sd1<0>" LOC = "N7" | IOSTANDARD = LVCMOS33;
75
 
76
NET "sramce1" LOC = "P7" | IOSTANDARD = LVCMOS33;
77
NET "sramub1" LOC = "T4" | IOSTANDARD = LVCMOS33;
78
NET "sramlb1" LOC = "P6" | IOSTANDARD = LVCMOS33;
79
NET "sramwe" LOC = "G3" | IOSTANDARD = LVCMOS33;
80
NET "sramoe" LOC = "K4" | IOSTANDARD = LVCMOS33;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.