OpenCores
URL https://opencores.org/ocsvn/zx_ula/zx_ula/trunk

Subversion Repositories zx_ula

[/] [zx_ula/] [branches/] [xilinx/] [ulaplus_replacement-upgrade_for_sp16-48k/] [rtl_ulaplus/] [ipcore_dir/] [master_ula_clock_arwz.ucf] - Blame information for rev 26

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 26 mcleod_ide
# Generated by Xilinx Architecture Wizard
2
# --- UCF Template Only ---
3
# Cut and paste these attributes into the project's UCF file, if desired
4
INST DCM_SP_INST CLK_FEEDBACK = 1X;
5
INST DCM_SP_INST CLKDV_DIVIDE = 2.0;
6
INST DCM_SP_INST CLKFX_DIVIDE = 25;
7
INST DCM_SP_INST CLKFX_MULTIPLY = 14;
8
INST DCM_SP_INST CLKIN_DIVIDE_BY_2 = FALSE;
9
INST DCM_SP_INST CLKIN_PERIOD = 20.000;
10
INST DCM_SP_INST CLKOUT_PHASE_SHIFT = NONE;
11
INST DCM_SP_INST DESKEW_ADJUST = SYSTEM_SYNCHRONOUS;
12
INST DCM_SP_INST DFS_FREQUENCY_MODE = LOW;
13
INST DCM_SP_INST DLL_FREQUENCY_MODE = LOW;
14
INST DCM_SP_INST DUTY_CYCLE_CORRECTION = TRUE;
15
INST DCM_SP_INST FACTORY_JF = C080;
16
INST DCM_SP_INST PHASE_SHIFT = 0;
17
INST DCM_SP_INST STARTUP_WAIT = FALSE;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.