OpenCores
URL https://opencores.org/ocsvn/zx_ula/zx_ula/trunk

Subversion Repositories zx_ula

[/] [zx_ula/] [branches/] [xilinx/] [ulaplus_replacement-upgrade_for_sp16-48k/] [rtl_ulaplus/] [ulaplus_tld.v] - Blame information for rev 26

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 26 mcleod_ide
`timescale 1ns / 1ps
2
//////////////////////////////////////////////////////////////////////////////////
3
// Company:        Dept. Architecture and Computing Technology. University of Seville
4
// Engineer:       Miguel Angel Rodriguez Jodar. rodriguj@atc.us.es
5
// 
6
// Create Date:    19:13:39 4-Apr-2012 
7
// Design Name:    ULAplus replacement
8
// Module Name:    ulaplus_tld
9
// Project Name: 
10
// Target Devices: 
11
// Tool versions: 
12
// Description: 
13
//
14
// Dependencies: 
15
//
16
// Revision: 
17
// Revision 1.00 - File Created
18
// Additional Comments: GPL License policies apply to the contents of this file.
19
//
20
//////////////////////////////////////////////////////////////////////////////////
21
module ulaplus_tld(
22
         // Clock and reset
23
    input clk50,
24
         input reset,
25
 
26
         // CPU interface
27
         input a15,
28
         input a14,
29
         input a7,
30
         input a6,
31
         input a2,
32
         input mreq_n,
33
         input ioreq_n,
34
         input iorq_n,
35
         input rd_n,
36
         input wr_n,
37
         inout [7:0] d,
38
         output int_n,
39
         output cpuclk_n,
40
 
41
         // DRAM interface
42
         output [6:0] va,
43
         output ras_n,
44
         output cas_n,
45
         output dramwe_n,
46
 
47
         // ROM interface
48
         output romcs_n,
49
 
50
         // Keyboard & audio interface
51
         input [4:0] kbd,
52
    output audio_out,
53
         input ear,
54
 
55
         // RGB video interface
56
         output [2:0] r,
57
         output [2:0] g,
58
         output [2:0] b,
59
         output csync
60
    );
61
 
62
        wire clk14;
63
        master_ula_clock clock14mhz (
64
    .CLKIN_IN(clk50),
65
    .CLKFX_OUT(clk14),
66
    .CLKIN_IBUFG_OUT(),
67
    .CLK0_OUT()
68
    );
69
 
70
   /////////////////////////////////////
71
   // The ULA
72
   /////////////////////////////////////        
73
        wire ula_r,ula_g,ula_b,ula_i,ulaplus_enabled;
74
        wire mic,spk;
75
        wire [7:0] rgbulaplus;
76
 
77
        ula the_ula (
78
                .clk14(clk14),
79
                .reset_n(reset_n),
80
                .a15(a15),
81
                .a14(a14),
82
                .a7(a7),
83
                .a6(a6),
84
                .a2(a2),
85
                .din(uladin),
86
                .dout(uladout),
87
                .mreq_n(mreq_n),
88
                .ioreq_n(ioreq_n),
89
                .iorq_n(iorq_n),
90
                .rd_n(rd_n),
91
                .wr_n(wr_n),
92
                .clkcpu(cpuclk_n),
93
                .int_n(int_n),
94
                .va(va),
95
                .ear(ear),
96
                .mic(mic),
97
                .spk(spk),
98
                .kbd(kbd),
99
                .r(ula_r),
100
                .g(ula_g),
101
                .b(ula_b),
102
                .i(ula_i),
103
                .rgbulaplus(rgbulaplus),
104
                .ulaplus_enabled(ulaplus_enabled),
105
                .csync(csync)
106
        );
107
 
108
   /////////////////////////////////////
109
   // ULA/ULA+ video selector and enconding
110
   /////////////////////////////////////        
111
   rgb_builder video_final_stage (
112
                .select(ulaplus_enabled),
113
                .ri(ula_r),
114
                .gi(ula_g),
115
                .bi(ula_b),
116
                .hi(ula_i),
117
                .rgbulap(rgbulaplus),
118
                .r(r),
119
                .g(g),
120
                .b(b)
121
    );
122
 
123
   /////////////////////////////////////
124
   // Audio mixer
125
   /////////////////////////////////////        
126
        mixer audio_mix (
127
                .clkdac(clk14),
128
                .reset_n(reset_n),
129
                .ear(ear),
130
                .mic(mic),
131
                .spk(spk),
132
                .audio(audio_out)
133
        );
134
endmodule

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.