OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /
    from Rev 100 to Rev 101
    Reverse comparison

Rev 100 → Rev 101

/trunk/apps/test/sim/rtl_sim/bin/file_list.txt
0,0 → 1,8
../../../bench/verilog/test_bench.v
../../../rtl/verilog/test.v
../../../../../bench/verilog/wb_bus_mon.v
../../../../../bench/verilog/wb_master32.v
../../../../../bench/verilog/wb_master_behavioral.v
../../../../../bench/verilog/wb_slave_behavioral.v
../../../../../../../../lib/xilinx/lib/unisims/RAMB4_S16_S16.v
../../../../../../../../lib/xilinx/lib/glbl/glbl.v
trunk/apps/test/sim/rtl_sim/bin/file_list.txt Property changes : Added: svn:executable ## -0,0 +1 ## +* \ No newline at end of property Index: trunk/apps/test/sim/rtl_sim/bin/cds.lib =================================================================== --- trunk/apps/test/sim/rtl_sim/bin/cds.lib (nonexistent) +++ trunk/apps/test/sim/rtl_sim/bin/cds.lib (revision 101) @@ -0,0 +1,6 @@ +# +# cds.lib: Defines the locations of compiled libraries. +# Created by ncprep on Tue Jul 3 11:40:44 2001 +# + +define worklib ./INCA_libs/worklib
trunk/apps/test/sim/rtl_sim/bin/cds.lib Property changes : Added: svn:executable ## -0,0 +1 ## +* \ No newline at end of property Index: trunk/apps/test/sim/rtl_sim/bin/hdl.var =================================================================== --- trunk/apps/test/sim/rtl_sim/bin/hdl.var (nonexistent) +++ trunk/apps/test/sim/rtl_sim/bin/hdl.var (revision 101) @@ -0,0 +1,9 @@ +# +# hdl.var: Defines variables used by the INCA tools. +# Created by ncprep on Tue Jul 3 11:40:44 2001 +# + +softinclude $CDS_INST_DIR/tools/inca/files/hdl.var + +define LIB_MAP ( $LIB_MAP, + => worklib ) +define VIEW_MAP ( $VIEW_MAP, .v => v)
trunk/apps/test/sim/rtl_sim/bin/hdl.var Property changes : Added: svn:executable ## -0,0 +1 ## +* \ No newline at end of property

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.