OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /
    from Rev 13 to Rev 14
    Reverse comparison

Rev 13 → Rev 14

/trunk/gen_or1k_isa/tmp/isa.aux
0,0 → 1,7
\relax
\@writefile{toc}{\contentsline {section}{\tocsection {}{0.1}{OpenRISC 1000 Instruction Set}}{1}}
\newlabel{tocindent-1}{0pt}
\newlabel{tocindent0}{0pt}
\newlabel{tocindent1}{25.0pt}
\newlabel{tocindent2}{0pt}
\newlabel{tocindent3}{0pt}
/trunk/gen_or1k_isa/tmp/isa.tex
0,0 → 1,6760
%% This LaTeX-file was created by <root> Sun Nov 7 03:44:37 1999
%% LyX 1.0 (C) 1995-1999 by Matthias Ettrich and the LyX Team
 
%% Do not edit this file unless you know what you are doing.
\documentclass[oneside]{amsbook}
\usepackage[T1]{fontenc}
\usepackage{fancyhdr}
%% \pagestyle{headings}
\usepackage{color}
 
\makeatletter
 
 
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% LyX specific LaTeX commands.
\providecommand{\LyX}{L\kern-.1667em\lower.25em\hbox{Y}\kern-.125emX\@}
\newcommand{\lyxline}[1]{
{#1 \vspace{1ex} \hrule width \columnwidth \vspace{1ex}}
}
 
 
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% Textclass specific LaTeX commands.
\numberwithin{section}{chapter}
\theoremstyle{plain}
\newtheorem{thm}{Theorem}[section]
\numberwithin{equation}{section} %% Comment out for sequentially-numbered
\numberwithin{figure}{section} %% Comment out for sequentially-numbered
 
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% User specified LaTeX commands.
\usepackage[T1]{fontenc}
\usepackage{a4wide}
\usepackage{color}
 
\makeatletter
 
 
\usepackage[T1]{fontenc}
\usepackage{geometry}
\geometry{verbose,a4paper,lmargin=20mm,rmargin=20mm}
 
\makeatletter
 
 
\usepackage[T1]{fontenc}
\usepackage{a4}
\pagestyle{fancy}
 
\makeatletter
 
 
\usepackage[T1]{fontenc}
 
\makeatletter
\makeatother
\makeatother
\makeatother
 
 
\makeatother
 
 
\begin{document}
\vspace{50mm}\section{OpenRISC 1000 Instruction Set}
Draft, Do not distribute
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.illegal}&
\multicolumn{1}{c}{\textbf{\huge Illegal instruction}}&
\textbf{\huge l.illegal}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccccccccccccccccccccccccccc|}
\hline
31&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
0\\
\hline
\multicolumn{32}{|c|}{opcode 0x0}\\
 
\hline
\multicolumn{32}{|c|}{32 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.illegal\ }{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large The result of this instruction is always an illegal instruction exception.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
PC <- address of illegal instruction exception handler
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.j}&
\multicolumn{1}{c}{\textbf{\huge Jump}}&
\textbf{\huge l.j}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccc|cccccccccccccccccccccccccc|}
\hline
31&
&
&
&
&
26&
25&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
0\\
\hline
\multicolumn{6}{|c|}{opcode 0x0}&
\multicolumn{26}{c|}{X}\\
 
\hline
\multicolumn{6}{|c|}{6 bits}&
\multicolumn{26}{c|}{26 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.j\ X}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large The immediate is shifted left two bits, sign-extended to 32 bits and then added to the address of the delay slot. The result is effective address of the jump. The program unconditionally jumps to EA with a delay of one 32 bit or two 16 bit instructions.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
PC <- (Immediate || 00) + DelayInsnAddr\\LR <- DelayInsnAddr + 4
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.jal}&
\multicolumn{1}{c}{\textbf{\huge Jump and Link}}&
\textbf{\huge l.jal}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccc|cccccccccccccccccccccccccc|}
\hline
31&
&
&
&
&
26&
25&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
0\\
\hline
\multicolumn{6}{|c|}{opcode 0x1}&
\multicolumn{26}{c|}{X}\\
 
\hline
\multicolumn{6}{|c|}{6 bits}&
\multicolumn{26}{c|}{26 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.jal\ X}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large The immediate is shifted left two bits, sign-extended to 32 bits and then added to the address of the delay slot. The result is effective address of the jump. The program unconditionally jumps to EA with a delay of one 32 bit or two 16 bit instructions. The address of the instruction after the delay slot is placed in the link register. }{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
PC <- (Immediate || 00) + DelayInsnAddr\\LR <- DelayInsnAddr + 4
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.bnf}&
\multicolumn{1}{c}{\textbf{\huge Branch if No Flag}}&
\textbf{\huge l.bnf}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccc|cccccccccccccccccccccccccc|}
\hline
31&
&
&
&
&
26&
25&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
0\\
\hline
\multicolumn{6}{|c|}{opcode 0x2}&
\multicolumn{26}{c|}{X}\\
 
\hline
\multicolumn{6}{|c|}{6 bits}&
\multicolumn{26}{c|}{26 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.bnf\ X}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large The immediate is shifted left two bits, sign-extended to 32 bits and then added to the address of the delay slot. The result is effective address of the branch. If the compare flag is cleared, then the program branches to EA with a delay of one 32 bit or two 16 bit instructions.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
EA <- (Immediate || 00) + DelayInsnAddr\\PC <- EA if flag cleared
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.bf}&
\multicolumn{1}{c}{\textbf{\huge Branch if Flag}}&
\textbf{\huge l.bf}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccc|cccccccccccccccccccccccccc|}
\hline
31&
&
&
&
&
26&
25&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
0\\
\hline
\multicolumn{6}{|c|}{opcode 0x3}&
\multicolumn{26}{c|}{X}\\
 
\hline
\multicolumn{6}{|c|}{6 bits}&
\multicolumn{26}{c|}{26 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.bf\ X}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large The immediate is shifted left two bits, sign-extended to 32 bits and then added to the address of the delay slot. The result is effective address of the branch. If the compare flag is set, then the program branches to EA with a delay of one 32 bit or two 16 bit instructions.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
EA <- (Immediate || 00) + DelayInsnAddr\\PC <- EA if flag set
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.bfnez}&
\multicolumn{1}{c}{\textbf{\huge }}&
\textbf{\huge l.bfnez}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccc|cccccccccccccccccccccccccc|}
\hline
31&
&
&
&
&
26&
25&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
0\\
\hline
\multicolumn{6}{|c|}{opcode 0x3}&
\multicolumn{26}{c|}{X}\\
 
\hline
\multicolumn{6}{|c|}{6 bits}&
\multicolumn{26}{c|}{26 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.bfnez\ X}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large }{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 0:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
&&\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.bfeqz}&
\multicolumn{1}{c}{\textbf{\huge }}&
\textbf{\huge l.bfeqz}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccc|cccccccccccccccccccccccccc|}
\hline
31&
&
&
&
&
26&
25&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
0\\
\hline
\multicolumn{6}{|c|}{opcode 0x2}&
\multicolumn{26}{c|}{X}\\
 
\hline
\multicolumn{6}{|c|}{6 bits}&
\multicolumn{26}{c|}{26 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.bfeqz\ X}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large }{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 0:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
&&\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.jmp}&
\multicolumn{1}{c}{\textbf{\huge }}&
\textbf{\huge l.jmp}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccc|cccccccccccccccccccccccccc|}
\hline
31&
&
&
&
&
26&
25&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
0\\
\hline
\multicolumn{6}{|c|}{opcode 0x0}&
\multicolumn{26}{c|}{X}\\
 
\hline
\multicolumn{6}{|c|}{6 bits}&
\multicolumn{26}{c|}{26 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.jmp\ X}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large }{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 0:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
&&\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.load32u}&
\multicolumn{1}{c}{\textbf{\huge Load Word and Extend with Zero}}&
\textbf{\huge l.load32u}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|ccccccc|c|cccc|cccc|cccccccccccccccc|}
\hline
31&
&
&
&
&
&
25&
24&
23&
&
&
20&
19&
&
&
16&
15&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
0\\
\hline
\multicolumn{7}{|c|}{opcode 0x8}&
\multicolumn{1}{c|}{J}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}&
\multicolumn{16}{c|}{J}\\
 
\hline
\multicolumn{7}{|c|}{7 bits}&
\multicolumn{1}{c|}{1 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{16}{c|}{16 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.load32u\ rA,J(rB)}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large Offset is sign-extended and added to the contents of general register rB. Sum represents effective address. The word in memory addressed by EA is loaded into general register rA. }{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
EA <- exts(Immediate) + rB\\rA <- (EA){[}31:0{]}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.load16u}&
\multicolumn{1}{c}{\textbf{\huge Load Half Word and Extend with Zero}}&
\textbf{\huge l.load16u}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|ccccccc|c|cccc|cccc|cccccccccccccccc|}
\hline
31&
&
&
&
&
&
25&
24&
23&
&
&
20&
19&
&
&
16&
15&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
0\\
\hline
\multicolumn{7}{|c|}{opcode 0x9}&
\multicolumn{1}{c|}{J}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}&
\multicolumn{16}{c|}{J}\\
 
\hline
\multicolumn{7}{|c|}{7 bits}&
\multicolumn{1}{c|}{1 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{16}{c|}{16 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.load16u\ rA,J(rB)}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large Offset is sign-extended and added to the contents of general register rB. Sum represents effective address. The half word in memory addressed by EA is loaded into the low-order 16 bits of general register rA. High-order 16 bits of general register rA are replaced with zero.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
EA <- exts(Immediate) + rB\\rA{[}15:0{]} <- (EA){[}15:0{]}\\rA{[}31:16{]} <- 0
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.load16s}&
\multicolumn{1}{c}{\textbf{\huge Load Half Word and Extend with Sign}}&
\textbf{\huge l.load16s}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|ccccccc|c|cccc|cccc|cccccccccccccccc|}
\hline
31&
&
&
&
&
&
25&
24&
23&
&
&
20&
19&
&
&
16&
15&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
0\\
\hline
\multicolumn{7}{|c|}{opcode 0xa}&
\multicolumn{1}{c|}{J}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}&
\multicolumn{16}{c|}{J}\\
 
\hline
\multicolumn{7}{|c|}{7 bits}&
\multicolumn{1}{c|}{1 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{16}{c|}{16 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.load16s\ rA,J(rB)}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large Offset is sign-extended and added to the contents of general register rB. Sum represents effective address. The half word in memory addressed by EA is loaded into the low-order 16 bits of general register rA. High-order 16 bits of general register rA are replaced with bit 15 of the loaded value.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
EA <- exts(Immediate) + rB\\rA{[}15:0{]} <- (EA){[}15:0{]}\\rA{[}31:16{]} <- rA{[}15{]}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.load8u}&
\multicolumn{1}{c}{\textbf{\huge Load Byte and Extend with Zero}}&
\textbf{\huge l.load8u}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|ccccccc|c|cccc|cccc|cccccccccccccccc|}
\hline
31&
&
&
&
&
&
25&
24&
23&
&
&
20&
19&
&
&
16&
15&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
0\\
\hline
\multicolumn{7}{|c|}{opcode 0xb}&
\multicolumn{1}{c|}{J}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}&
\multicolumn{16}{c|}{J}\\
 
\hline
\multicolumn{7}{|c|}{7 bits}&
\multicolumn{1}{c|}{1 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{16}{c|}{16 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.load8u\ rA,J(rB)}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large Offset is sign-extended and added to the contents of general register rB. Sum represents effective address. The byte in memory addressed by EA is loaded into the low-order eight bits of general register rA. High-order 24 bits of general register rA are replaced with zero.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
EA <- exts(Immediate) + rB\\rA{[}7:0{]} <- (EA){[}7:0{]}\\rA{[}31:8{]} <- 0
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.load8s}&
\multicolumn{1}{c}{\textbf{\huge Load Byte and Extend with Sign}}&
\textbf{\huge l.load8s}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|ccccccc|c|cccc|cccc|cccccccccccccccc|}
\hline
31&
&
&
&
&
&
25&
24&
23&
&
&
20&
19&
&
&
16&
15&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
0\\
\hline
\multicolumn{7}{|c|}{opcode 0xc}&
\multicolumn{1}{c|}{J}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}&
\multicolumn{16}{c|}{J}\\
 
\hline
\multicolumn{7}{|c|}{7 bits}&
\multicolumn{1}{c|}{1 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{16}{c|}{16 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.load8s\ rA,J(rB)}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large Offset is sign-extended and added to the contents of general register rB. Sum represents effective address. The byte in memory addressed by EA is loaded into the low-order eight bits of general register rA. High-order 24 bits of general register rA are replaced with bit 7 of the loaded value.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
EA <- exts(Immediate) + rB\\rA{[}7:0{]} <- (EA){[}7:0{]}\\rA{[}31:8{]} <- rA{[}8{]}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.stor32}&
\multicolumn{1}{c}{\textbf{\huge Store Word}}&
\textbf{\huge l.stor32}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|ccccccc|c|cccc|cccc|cccccccccccccccc|}
\hline
31&
&
&
&
&
&
25&
24&
23&
&
&
20&
19&
&
&
16&
15&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
0\\
\hline
\multicolumn{7}{|c|}{opcode 0xd}&
\multicolumn{1}{c|}{J}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}&
\multicolumn{16}{c|}{J}\\
 
\hline
\multicolumn{7}{|c|}{7 bits}&
\multicolumn{1}{c|}{1 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{16}{c|}{16 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.stor32\ J(rA),rB}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large Offset is sign-extended and added to the contents of general register rA. Sum represents effective address. The word in general register rB is stored to memory addressed by EA. }{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
EA <- exts(Immediate) + rA\\(EA){[}31:0{]} <- rB
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.stor16}&
\multicolumn{1}{c}{\textbf{\huge Store Half Word}}&
\textbf{\huge l.stor16}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|ccccccc|c|cccc|cccc|cccccccccccccccc|}
\hline
31&
&
&
&
&
&
25&
24&
23&
&
&
20&
19&
&
&
16&
15&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
0\\
\hline
\multicolumn{7}{|c|}{opcode 0xe}&
\multicolumn{1}{c|}{J}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}&
\multicolumn{16}{c|}{J}\\
 
\hline
\multicolumn{7}{|c|}{7 bits}&
\multicolumn{1}{c|}{1 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{16}{c|}{16 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.stor16\ J(rA),rB}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large Offset is sign-extended and added to the contents of general register rA. Sum represents effective address. The low-order 16 bits of general register rB are stored to memory addressed by EA. }{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
EA <- exts(Immediate) + rA\\(EA){[}15:0{]} <- rB{[}15:0{]}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.stor8}&
\multicolumn{1}{c}{\textbf{\huge Store Byte}}&
\textbf{\huge l.stor8}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|ccccccc|c|cccc|cccc|cccccccccccccccc|}
\hline
31&
&
&
&
&
&
25&
24&
23&
&
&
20&
19&
&
&
16&
15&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
0\\
\hline
\multicolumn{7}{|c|}{opcode 0xf}&
\multicolumn{1}{c|}{J}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}&
\multicolumn{16}{c|}{J}\\
 
\hline
\multicolumn{7}{|c|}{7 bits}&
\multicolumn{1}{c|}{1 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{16}{c|}{16 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.stor8\ J(rA),rB}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large Offset is sign-extended and added to the contents of general register rA. Sum represents effective address. The low-order 8 bits of general register rB are stored to memory addressed by EA. }{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
EA <- exts(Immediate) + rA\\(EA){[}7:0{]} <- rB{[}7:0{]}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.addi32s}&
\multicolumn{1}{c}{\textbf{\huge Add Immediate Signed}}&
\textbf{\huge l.addi32s}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccc|cc|cccc|cccc|cccccccccccccccc|}
\hline
31&
&
&
&
&
26&
25&
24&
23&
&
&
20&
19&
&
&
16&
15&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
0\\
\hline
\multicolumn{6}{|c|}{opcode 0x8}&
\multicolumn{2}{c|}{K}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}&
\multicolumn{16}{c|}{K}\\
 
\hline
\multicolumn{6}{|c|}{6 bits}&
\multicolumn{2}{c|}{2 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{16}{c|}{16 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.addi32s\ rA,rB,K}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large Immediate is signed-extended and added to the contents of general register rB to form the result. The result is placed into general register rA.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
rA <- rB + exts(Immediate)
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.subi32s}&
\multicolumn{1}{c}{\textbf{\huge Subtract Immediate Signed}}&
\textbf{\huge l.subi32s}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccc|cc|cccc|cccc|cccccccccccccccc|}
\hline
31&
&
&
&
&
26&
25&
24&
23&
&
&
20&
19&
&
&
16&
15&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
0\\
\hline
\multicolumn{6}{|c|}{opcode 0x9}&
\multicolumn{2}{c|}{K}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}&
\multicolumn{16}{c|}{K}\\
 
\hline
\multicolumn{6}{|c|}{6 bits}&
\multicolumn{2}{c|}{2 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{16}{c|}{16 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.subi32s\ rA,rB,K}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large Immediate is signed-extended and subtracted from the contents of general register rB to form the result. The result is placed into general register rA.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
rA <- rB - exts(Immediate)
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.muli32s}&
\multicolumn{1}{c}{\textbf{\huge Multiply Immediate Signed}}&
\textbf{\huge l.muli32s}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccc|cccccccccccccccc|}
\hline
31&
&
&
&
&
&
&
24&
23&
&
&
20&
19&
&
&
16&
15&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x28}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}&
\multicolumn{16}{c|}{I}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{16}{c|}{16 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.muli32s\ rA,rB,I}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large Immediate and the contents of general register rB are multiplied and the result is truncated to 32 bits and placed into general register rA.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
rA <- rB * Immediate
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 2:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Recommended\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.xori16}&
\multicolumn{1}{c}{\textbf{\huge Exclusive Or Immediate Half Word}}&
\textbf{\huge l.xori16}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccc|cccccccccccccccc|}
\hline
31&
&
&
&
&
&
&
24&
23&
&
&
20&
19&
&
&
16&
15&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x29}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}&
\multicolumn{16}{c|}{I}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{16}{c|}{16 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.xori16\ rA,rB,I}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large Immediate is zero-extended and combined with the contents of general register rB in a bit-wise logical XOR operation. The result is placed into general register rA.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
rA <- rB XOR exts(Immediate)
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 3:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Optional\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.immlo16u}&
\multicolumn{1}{c}{\textbf{\huge Immediate Low-Order Half Word Unsigned}}&
\textbf{\huge l.immlo16u}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccc|cccccccccccccccc|}
\hline
31&
&
&
&
&
&
&
24&
23&
&
&
20&
19&
&
&
16&
15&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x2a}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{reserved}&
\multicolumn{16}{c|}{I}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{16}{c|}{16 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.immlo16u\ rA,lo(I)}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large 16 bit immediate is placed into low-order 16 bits of general register rA.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
rA{[}15:0{]} <- Immediate
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.immhi16u}&
\multicolumn{1}{c}{\textbf{\huge Immediate High-Order Half Word Unsigned}}&
\textbf{\huge l.immhi16u}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccc|cccccccccccccccc|}
\hline
31&
&
&
&
&
&
&
24&
23&
&
&
20&
19&
&
&
16&
15&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x2b}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{reserved}&
\multicolumn{16}{c|}{I}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{16}{c|}{16 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.immhi16u\ rA,hi(I)}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large 16 bit immediate is placed into high-order 16 bits of general register rA.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
rA{[}31:16{]} <- Immediate
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.sub32s}&
\multicolumn{1}{c}{\textbf{\huge Subtract Signed}}&
\textbf{\huge l.sub32s}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccc|cccc|cccc|cccccccc|}
\hline
31&
&
&
&
&
&
&
24&
23&
&
&
20&
19&
&
&
16&
15&
&
&
12&
11&
&
&
8&
7&
&
&
&
&
&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x2c}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}&
\multicolumn{4}{c|}{C}&
\multicolumn{4}{c|}{opcode 0x0}&
\multicolumn{8}{c|}{reserved}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{8}{c|}{8 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.sub32s\ rA,rB,rC}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large The contents of general register rC is subtracted from the contents of general register rB to form the result. The result is placed into general register rA.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
rA <- rB - rC
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.shla32}&
\multicolumn{1}{c}{\textbf{\huge Shift Left Arithmetic}}&
\textbf{\huge l.shla32}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccc|cccc|cccc|ccccc|ccc|}
\hline
31&
&
&
&
&
&
&
24&
23&
&
&
20&
19&
&
&
16&
15&
&
&
12&
11&
&
&
8&
7&
&
&
&
3&
2&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x2c}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}&
\multicolumn{4}{c|}{C}&
\multicolumn{4}{c|}{opcode 0x1}&
\multicolumn{5}{c|}{L}&
\multicolumn{3}{c|}{reserved}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{5}{c|}{5 bits}&
\multicolumn{3}{c|}{3 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.shla32\ rA,rB,rC,L}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large Immediate is combined with low-order 5 bits of general register rC in a bit-wise logical OR operation. The result specifies the number of bit positions the contents of general register rB are shifted left, inserting zeros into the low-order bits.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
b <- Immediate | rC\\rA{[}31:b{]} <- rB{[}31-b:0{]}\\rA{[}b:0{]} <- 0
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.shra32}&
\multicolumn{1}{c}{\textbf{\huge Shift Right Arithmetic}}&
\textbf{\huge l.shra32}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccc|cccc|cccc|ccccc|ccc|}
\hline
31&
&
&
&
&
&
&
24&
23&
&
&
20&
19&
&
&
16&
15&
&
&
12&
11&
&
&
8&
7&
&
&
&
3&
2&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x2c}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}&
\multicolumn{4}{c|}{C}&
\multicolumn{4}{c|}{opcode 0x2}&
\multicolumn{5}{c|}{L}&
\multicolumn{3}{c|}{reserved}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{5}{c|}{5 bits}&
\multicolumn{3}{c|}{3 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.shra32\ rA,rB,rC,L}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large Immediate is combined with low-order 5 bits of general register rC in a bit-wise logical OR operation. The result specifies the number of bit positions the contents of general register rB are shifted right, sign-extending the high-order bits.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
b <- Immediate | rC\\rA{[}31-b:0{]} <- rB{[}31:b{]}\\rA{[}31-b:31{]} <- rB{[}31{]}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.shrl32}&
\multicolumn{1}{c}{\textbf{\huge Shift Right Logical}}&
\textbf{\huge l.shrl32}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccc|cccc|cccc|ccccc|ccc|}
\hline
31&
&
&
&
&
&
&
24&
23&
&
&
20&
19&
&
&
16&
15&
&
&
12&
11&
&
&
8&
7&
&
&
&
3&
2&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x2c}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}&
\multicolumn{4}{c|}{C}&
\multicolumn{4}{c|}{opcode 0x3}&
\multicolumn{5}{c|}{L}&
\multicolumn{3}{c|}{reserved}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{5}{c|}{5 bits}&
\multicolumn{3}{c|}{3 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.shrl32\ rA,rB,rC,L}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large Immediate is combined with low-order 5 bits of general register rC in a bit-wise logical OR operation. The result specifies the number of bit positions the contents of general register rB are shifted right, inserting zeros into the high-order bits.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
b <- Immediate | rC\\rA{[}31-b:0{]} <- rB{[}31:b{]}\\rA{[}31-b:31{]} <- 0
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.and32}&
\multicolumn{1}{c}{\textbf{\huge And}}&
\textbf{\huge l.and32}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccc|cccc|cccc|cccccccc|}
\hline
31&
&
&
&
&
&
&
24&
23&
&
&
20&
19&
&
&
16&
15&
&
&
12&
11&
&
&
8&
7&
&
&
&
&
&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x2c}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}&
\multicolumn{4}{c|}{C}&
\multicolumn{4}{c|}{opcode 0x4}&
\multicolumn{8}{c|}{reserved}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{8}{c|}{8 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.and32\ rA,rB,rC}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large The contents of general register rB are combined with the contents of general register rC in a bit-wise logical AND operation. The result is placed into general register rA.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
rA <- rB AND rC
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.or32}&
\multicolumn{1}{c}{\textbf{\huge Or}}&
\textbf{\huge l.or32}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccc|cccc|cccc|cccccccc|}
\hline
31&
&
&
&
&
&
&
24&
23&
&
&
20&
19&
&
&
16&
15&
&
&
12&
11&
&
&
8&
7&
&
&
&
&
&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x2c}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}&
\multicolumn{4}{c|}{C}&
\multicolumn{4}{c|}{opcode 0x5}&
\multicolumn{8}{c|}{reserved}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{8}{c|}{8 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.or32\ rA,rB,rC}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large The contents of general register rB are combined with the contents of general register rC in a bit-wise logical OR operation. The result is placed into general register rA.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
rA <- rB OR rC
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.xor32}&
\multicolumn{1}{c}{\textbf{\huge Exclusive Or}}&
\textbf{\huge l.xor32}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccc|cccc|cccc|cccccccc|}
\hline
31&
&
&
&
&
&
&
24&
23&
&
&
20&
19&
&
&
16&
15&
&
&
12&
11&
&
&
8&
7&
&
&
&
&
&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x2c}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}&
\multicolumn{4}{c|}{C}&
\multicolumn{4}{c|}{opcode 0x6}&
\multicolumn{8}{c|}{reserved}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{8}{c|}{8 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.xor32\ rA,rB,rC}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large The contents of general register rB are combined with the contents of general register rC in a bit-wise logical XOR operation. The result is placed into general register rA.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
rA <- rB XOR rC
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.mul32s}&
\multicolumn{1}{c}{\textbf{\huge Multiply Signed}}&
\textbf{\huge l.mul32s}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccc|cccc|cccc|cccccccc|}
\hline
31&
&
&
&
&
&
&
24&
23&
&
&
20&
19&
&
&
16&
15&
&
&
12&
11&
&
&
8&
7&
&
&
&
&
&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x2c}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}&
\multicolumn{4}{c|}{C}&
\multicolumn{4}{c|}{opcode 0x7}&
\multicolumn{8}{c|}{reserved}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{8}{c|}{8 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.mul32s\ rA,rB,rC}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large The contents of general register rB and the contents of general register rC are multiplied and the result is truncated to 32 bits and placed into general register rA. Both operands are treated as unsigned integers.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
rA <- rB * rC
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 2:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Recommended\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.mul32u}&
\multicolumn{1}{c}{\textbf{\huge Multiply Unsigned}}&
\textbf{\huge l.mul32u}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccc|cccc|cccc|cccccccc|}
\hline
31&
&
&
&
&
&
&
24&
23&
&
&
20&
19&
&
&
16&
15&
&
&
12&
11&
&
&
8&
7&
&
&
&
&
&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x2c}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}&
\multicolumn{4}{c|}{C}&
\multicolumn{4}{c|}{opcode 0x8}&
\multicolumn{8}{c|}{reserved}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{8}{c|}{8 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.mul32u\ rA,rB,rC}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large The contents of general register rB and the contents of general register rC are multiplied and the result is truncated to 32 bits and placed into general register rA. Both operands are treated as unsigned integers.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
rA <- rB * rC
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 2:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Recommended\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.div32s}&
\multicolumn{1}{c}{\textbf{\huge Divide Signed}}&
\textbf{\huge l.div32s}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccc|cccc|cccc|cccccccc|}
\hline
31&
&
&
&
&
&
&
24&
23&
&
&
20&
19&
&
&
16&
15&
&
&
12&
11&
&
&
8&
7&
&
&
&
&
&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x2c}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}&
\multicolumn{4}{c|}{C}&
\multicolumn{4}{c|}{opcode 0x9}&
\multicolumn{8}{c|}{reserved}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{8}{c|}{8 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.div32s\ rA,rB,rC}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large The contents of general register rB are divided by the contents of general register rC and the result is placed into general register rA. Both operands are treated as signed integers. A divisor flag is set when the divisor is zero.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
rA <- rB / rC
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 3:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Optional\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.div32u}&
\multicolumn{1}{c}{\textbf{\huge Divide Unsigned}}&
\textbf{\huge l.div32u}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccc|cccc|cccc|cccccccc|}
\hline
31&
&
&
&
&
&
&
24&
23&
&
&
20&
19&
&
&
16&
15&
&
&
12&
11&
&
&
8&
7&
&
&
&
&
&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x2c}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}&
\multicolumn{4}{c|}{C}&
\multicolumn{4}{c|}{opcode 0xa}&
\multicolumn{8}{c|}{reserved}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{8}{c|}{8 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.div32u\ rA,rB,rC}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large The contents of general register rB are divided by the contents of general register rC and the result is placed into general register rA. Both operands are treated as unsigned integers. A divisor flag is set when the divisor is zero.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
rA <- rB / rC
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 3:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Optional\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.dcbf}&
\multicolumn{1}{c}{\textbf{\huge Data Cache Block Flush}}&
\textbf{\huge l.dcbf}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccccccc|cccc|cccccccc|}
\hline
31&
&
&
&
&
&
&
24&
23&
&
&
20&
19&
&
&
&
&
&
&
12&
11&
&
&
8&
7&
&
&
&
&
&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x30}&
\multicolumn{4}{c|}{A}&
\multicolumn{8}{c|}{I}&
\multicolumn{4}{c|}{opcode 0x0}&
\multicolumn{8}{c|}{I}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{8}{c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{8}{c|}{8 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.dcbf\ J(rA)}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large TBD}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 5:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Cache Management&Supervisor only&Mandatory if cache supported\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.dcbt}&
\multicolumn{1}{c}{\textbf{\huge Data Cache Block Touch}}&
\textbf{\huge l.dcbt}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccccccc|cccc|cccccccc|}
\hline
31&
&
&
&
&
&
&
24&
23&
&
&
20&
19&
&
&
&
&
&
&
12&
11&
&
&
8&
7&
&
&
&
&
&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x30}&
\multicolumn{4}{c|}{A}&
\multicolumn{8}{c|}{I}&
\multicolumn{4}{c|}{opcode 0x1}&
\multicolumn{8}{c|}{I}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{8}{c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{8}{c|}{8 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.dcbt\ J(rA)}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large TBD}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 5:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Cache Management&Supervisor only&Mandatory if cache supported\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.dcbi}&
\multicolumn{1}{c}{\textbf{\huge Data Cache Block Invalidate}}&
\textbf{\huge l.dcbi}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccccccc|cccc|cccccccc|}
\hline
31&
&
&
&
&
&
&
24&
23&
&
&
20&
19&
&
&
&
&
&
&
12&
11&
&
&
8&
7&
&
&
&
&
&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x30}&
\multicolumn{4}{c|}{A}&
\multicolumn{8}{c|}{I}&
\multicolumn{4}{c|}{opcode 0x2}&
\multicolumn{8}{c|}{I}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{8}{c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{8}{c|}{8 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.dcbi\ J(rA)}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large TBD}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 5:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Cache Management&Supervisor only&Mandatory if cache supported\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.dcia}&
\multicolumn{1}{c}{\textbf{\huge Data Cache Invalidate All}}&
\textbf{\huge l.dcia}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccccccc|cccc|cccccccc|}
\hline
31&
&
&
&
&
&
&
24&
23&
&
&
20&
19&
&
&
&
&
&
&
12&
11&
&
&
8&
7&
&
&
&
&
&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x30}&
\multicolumn{4}{c|}{A}&
\multicolumn{8}{c|}{reserved}&
\multicolumn{4}{c|}{opcode 0x3}&
\multicolumn{8}{c|}{reserved}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{8}{c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{8}{c|}{8 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.dcia\ }{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large TBD}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 5:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Cache Management&Supervisor only&Mandatory if cache supported\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.dcfa}&
\multicolumn{1}{c}{\textbf{\huge Data Cache Flush All}}&
\textbf{\huge l.dcfa}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccccccc|cccc|cccccccc|}
\hline
31&
&
&
&
&
&
&
24&
23&
&
&
20&
19&
&
&
&
&
&
&
12&
11&
&
&
8&
7&
&
&
&
&
&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x30}&
\multicolumn{4}{c|}{A}&
\multicolumn{8}{c|}{reserved}&
\multicolumn{4}{c|}{opcode 0x4}&
\multicolumn{8}{c|}{reserved}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{8}{c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{8}{c|}{8 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.dcfa\ }{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large TBD}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 5:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Cache Management&Supervisor only&Mandatory if cache supported\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.tlbia}&
\multicolumn{1}{c}{\textbf{\huge TLB Invalidate All}}&
\textbf{\huge l.tlbia}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccccccc|cccc|cccccccc|}
\hline
31&
&
&
&
&
&
&
24&
23&
&
&
20&
19&
&
&
&
&
&
&
12&
11&
&
&
8&
7&
&
&
&
&
&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x30}&
\multicolumn{4}{c|}{A}&
\multicolumn{8}{c|}{reserved}&
\multicolumn{4}{c|}{opcode 0x5}&
\multicolumn{8}{c|}{reserved}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{8}{c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{8}{c|}{8 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.tlbia\ }{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large TBD}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 6:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Virtual Memory&Supervisor only&Mandatory if MMU supported\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.mtsr}&
\multicolumn{1}{c}{\textbf{\huge Move To Special Register}}&
\textbf{\huge l.mtsr}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccccccc|cccc|cccccccc|}
\hline
31&
&
&
&
&
&
&
24&
23&
&
&
20&
19&
&
&
&
&
&
&
12&
11&
&
&
8&
7&
&
&
&
&
&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x30}&
\multicolumn{4}{c|}{A}&
\multicolumn{8}{c|}{S}&
\multicolumn{4}{c|}{opcode 0x6}&
\multicolumn{8}{c|}{S}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{8}{c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{8}{c|}{8 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.mtsr\ rS,rA}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large The contents of general register rA are moved into special register rS.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
rS <- rA
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 4:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
System Management&Supervisor only&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.mfsr}&
\multicolumn{1}{c}{\textbf{\huge Move From Special Register}}&
\textbf{\huge l.mfsr}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccccccc|cccc|cccccccc|}
\hline
31&
&
&
&
&
&
&
24&
23&
&
&
20&
19&
&
&
&
&
&
&
12&
11&
&
&
8&
7&
&
&
&
&
&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x30}&
\multicolumn{4}{c|}{A}&
\multicolumn{8}{c|}{S}&
\multicolumn{4}{c|}{opcode 0x7}&
\multicolumn{8}{c|}{S}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{8}{c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{8}{c|}{8 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.mfsr\ rA,rS}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large The contents of special register rS are moved into general register rA.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
rA <- rS
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 4:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
System Management&Supervisor only&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge h.sfeq32}&
\multicolumn{1}{c}{\textbf{\huge Set Flag if Equal}}&
\textbf{\huge h.sfeq32}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccc|}
\hline
15&
&
&
&
&
&
&
8&
7&
&
&
4&
3&
&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x40}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large h.sfeq32\ rA,rB}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large The contents of general register rA and the contents of general register rB are compared. If the two registers are equal, then the compare flag is set; otherwise the compare flag is cleared.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
flag <- rA == rB
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge h.sfne32}&
\multicolumn{1}{c}{\textbf{\huge Set Flag if Not Equal}}&
\textbf{\huge h.sfne32}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccc|}
\hline
15&
&
&
&
&
&
&
8&
7&
&
&
4&
3&
&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x41}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large h.sfne32\ rA,rB}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large The contents of general register rA and the contents of general register rB are compared. If the two registers are not equal, then the compare flag is set; otherwise the compare flag is cleared.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
flag <- rA != rB
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge h.sfgt32s}&
\multicolumn{1}{c}{\textbf{\huge Set Flag if Greater Than Signed}}&
\textbf{\huge h.sfgt32s}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccc|}
\hline
15&
&
&
&
&
&
&
8&
7&
&
&
4&
3&
&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x42}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large h.sfgt32s\ rA,rB}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large The contents of general register rA and the contents of general register rB are compared as signed integers. If the contents of the first register are greater than the contents of the second register, then the compare flag is set; otherwise the compare flag is cleared.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
flag <- rA > rB
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge h.sfge32s}&
\multicolumn{1}{c}{\textbf{\huge Set Flag if Greater or Equal Than Signed}}&
\textbf{\huge h.sfge32s}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccc|}
\hline
15&
&
&
&
&
&
&
8&
7&
&
&
4&
3&
&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x43}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large h.sfge32s\ rA,rB}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large The contents of general register rA and the contents of general register rB are compared as signed integers. If the contents of the first register are greater or equal than the contents of the second register, then the compare flag is set; otherwise the compare flag is cleared.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
flag <- rA >= rB
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge h.sflt32s}&
\multicolumn{1}{c}{\textbf{\huge Set Flag if Less Than Signed}}&
\textbf{\huge h.sflt32s}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccc|}
\hline
15&
&
&
&
&
&
&
8&
7&
&
&
4&
3&
&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x44}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large h.sflt32s\ rA,rB}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large The contents of general register rA and the contents of general register rB are compared as signed integers. If the contents of the first register are less than the contents of the second register, then the compare flag is set; otherwise the compare flag is cleared.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
flag <- rA < rB
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge h.sfle32s}&
\multicolumn{1}{c}{\textbf{\huge Set Flag if Less or Equal Than Signed}}&
\textbf{\huge h.sfle32s}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccc|}
\hline
15&
&
&
&
&
&
&
8&
7&
&
&
4&
3&
&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x45}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large h.sfle32s\ rA,rB}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large The contents of general register rA and the contents of general register rB are compared as signed integers. If the contents of the first register are less or equal than the contents of the second register, then the compare flag is set; otherwise the compare flag is cleared.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
flag <- rA <= rB
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge h.sfgt32u}&
\multicolumn{1}{c}{\textbf{\huge Set Flag if Greater Than Unsigned}}&
\textbf{\huge h.sfgt32u}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccc|}
\hline
15&
&
&
&
&
&
&
8&
7&
&
&
4&
3&
&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x46}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large h.sfgt32u\ rA,rB}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large The contents of general register rA and the contents of general register rB are compared as unsigned integers. If the contents of the first register are greater than the contents of the second register, then the compare flag is set; otherwise the compare flag is cleared.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
flag <- rA > rB
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge h.sfge32u}&
\multicolumn{1}{c}{\textbf{\huge Set Flag if Greater or Equal Than Unsigned}}&
\textbf{\huge h.sfge32u}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccc|}
\hline
15&
&
&
&
&
&
&
8&
7&
&
&
4&
3&
&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x47}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large h.sfge32u\ rA,rB}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large The contents of general register rA and the contents of general register rB are compared as unsigned integers. If the contents of the first register are greater or equal than the contents of the second register, then the compare flag is set; otherwise the compare flag is cleared.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
flag <- rA >= rB
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge h.sflt32u}&
\multicolumn{1}{c}{\textbf{\huge Set Flag if Less Than Unsigned}}&
\textbf{\huge h.sflt32u}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccc|}
\hline
15&
&
&
&
&
&
&
8&
7&
&
&
4&
3&
&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x48}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large h.sflt32u\ rA,rB}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large The contents of general register rA and the contents of general register rB are compared as unsigned integers. If the contents of the first register are less than the contents of the second register, then the compare flag is set; otherwise the compare flag is cleared.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
flag <- rA < rB
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge h.sfle32u}&
\multicolumn{1}{c}{\textbf{\huge Set Flag if Less or Equal Than Unsigned}}&
\textbf{\huge h.sfle32u}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccc|}
\hline
15&
&
&
&
&
&
&
8&
7&
&
&
4&
3&
&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x49}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large h.sfle32u\ rA,rB}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large The contents of general register rA and the contents of general register rB are compared as unsigned integers. If the contents of the first register are less or equal than the contents of the second register, then the compare flag is set; otherwise the compare flag is cleared.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
flag <- rA <= rB
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge h.mov32}&
\multicolumn{1}{c}{\textbf{\huge Move}}&
\textbf{\huge h.mov32}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccc|}
\hline
15&
&
&
&
&
&
&
8&
7&
&
&
4&
3&
&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x4a}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large h.mov32\ rA,rB}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large The contents of general register rB are moved into general register rA.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
rA <- rB
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 2:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Recommended\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge h.ext16s}&
\multicolumn{1}{c}{\textbf{\huge Extend Half Word with Sign}}&
\textbf{\huge h.ext16s}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|c|ccc|}
\hline
15&
&
&
&
&
&
&
8&
7&
&
&
4&
3&
2&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x4b}&
\multicolumn{4}{c|}{A}&
\multicolumn{1}{c|}{reserved}&
\multicolumn{3}{c|}{opcode 0x0}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{1}{c|}{1 bits}&
\multicolumn{3}{c|}{3 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large h.ext16s\ rA}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large Bit 15 of general register rA is placed in high-order 16 bits of general register rA. The low-order 16 bits of general register rA are left unchanged.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
rA{[}31:16{]} <- rA{[}15{]}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 2:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Recommended\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge h.ext16z}&
\multicolumn{1}{c}{\textbf{\huge Extend Half Word with Zero}}&
\textbf{\huge h.ext16z}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|c|ccc|}
\hline
15&
&
&
&
&
&
&
8&
7&
&
&
4&
3&
2&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x4b}&
\multicolumn{4}{c|}{A}&
\multicolumn{1}{c|}{reserved}&
\multicolumn{3}{c|}{opcode 0x1}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{1}{c|}{1 bits}&
\multicolumn{3}{c|}{3 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large h.ext16z\ rA}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large Zero is placed in high-order 16 bits of general register rA. The low-order 16 bits of general register rA are left unchanged.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
rA{[}31:16{]} <- 0
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 2:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Recommended\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge h.ext8s}&
\multicolumn{1}{c}{\textbf{\huge Extend Byte with Sign}}&
\textbf{\huge h.ext8s}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|c|ccc|}
\hline
15&
&
&
&
&
&
&
8&
7&
&
&
4&
3&
2&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x4b}&
\multicolumn{4}{c|}{A}&
\multicolumn{1}{c|}{reserved}&
\multicolumn{3}{c|}{opcode 0x2}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{1}{c|}{1 bits}&
\multicolumn{3}{c|}{3 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large h.ext8s\ rA}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large Bit 7 of general register rA is placed in high-order 24 bits of general register rA. The low-order eight bits of general register rA are left unchanged.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
rA{[}31:8{]} <- rA{[}7{]}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 2:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Recommended\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge h.ext8z}&
\multicolumn{1}{c}{\textbf{\huge Extend Byte with Zero}}&
\textbf{\huge h.ext8z}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|c|ccc|}
\hline
15&
&
&
&
&
&
&
8&
7&
&
&
4&
3&
2&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x4b}&
\multicolumn{4}{c|}{A}&
\multicolumn{1}{c|}{reserved}&
\multicolumn{3}{c|}{opcode 0x3}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{1}{c|}{1 bits}&
\multicolumn{3}{c|}{3 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large h.ext8z\ rA}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large Zero is placed in high-order 24 bits of general register rA. The low-order eight bits of general register rA are left unchanged.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
rA{[}31:8{]} <- 0
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 2:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Recommended\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge h.nop}&
\multicolumn{1}{c}{\textbf{\huge No Operation}}&
\textbf{\huge h.nop}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|ccccc|ccc|}
\hline
15&
&
&
&
&
&
&
8&
7&
&
&
&
3&
2&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x4b}&
\multicolumn{5}{c|}{reserved}&
\multicolumn{3}{c|}{opcode 0x4}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{5}{c|}{5 bits}&
\multicolumn{3}{c|}{3 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large h.nop\ }{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large This instruction does not do anything except it takes at least one clock cycle to complete. It is usually used to fill gaps between 16 bit and 32 bit instructions.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge h.jalr}&
\multicolumn{1}{c}{\textbf{\huge Jump and Link Register}}&
\textbf{\huge h.jalr}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|c|ccc|}
\hline
15&
&
&
&
&
&
&
8&
7&
&
&
4&
3&
2&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x4b}&
\multicolumn{4}{c|}{A}&
\multicolumn{1}{c|}{reserved}&
\multicolumn{3}{c|}{opcode 0x5}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{1}{c|}{1 bits}&
\multicolumn{3}{c|}{3 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large h.jalr\ rA}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large The contents of general register rA is effective address of the jump. The program unconditionally jumps to EA with a delay of one 32 bit or two 16 bit instructions. The address of the instruction after the delay slot is placed in the link register. }{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
PC <- rA\\LR <- DelayInsnAddr + 4
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge h.load32u}&
\multicolumn{1}{c}{\textbf{\huge Load Word and Extend with Zero}}&
\textbf{\huge h.load32u}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccc|cccc|cccc|cccc|}
\hline
15&
&
&
12&
11&
&
&
8&
7&
&
&
4&
3&
&
&
0\\
\hline
\multicolumn{4}{|c|}{opcode 0x5}&
\multicolumn{4}{c|}{N}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}\\
 
\hline
\multicolumn{4}{|c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large h.load32u\ rA,N(rB)}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large Offset is sign-extended and added to the contents of general register rB. Sum represents effective address. The word in memory addressed by EA is loaded into general register rA. }{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
EA <- exts(Immediate) + rB\\rA <- (EA){[}31:0{]}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 2:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Recommended\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge h.stor32}&
\multicolumn{1}{c}{\textbf{\huge Store Word}}&
\textbf{\huge h.stor32}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccc|cccc|cccc|cccc|}
\hline
15&
&
&
12&
11&
&
&
8&
7&
&
&
4&
3&
&
&
0\\
\hline
\multicolumn{4}{|c|}{opcode 0x6}&
\multicolumn{4}{c|}{N}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}\\
 
\hline
\multicolumn{4}{|c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large h.stor32\ N(rA),rB}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large Offset is sign-extended and added to the contents of general register rA. Sum represents effective address. The word in general register rB is stored to memory addressed by EA. }{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
EA <- exts(Immediate) + rA\\(EA){[}31:0{]} <- rB
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 2:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Recommended\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge h.add32s}&
\multicolumn{1}{c}{\textbf{\huge Add Signed}}&
\textbf{\huge h.add32s}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccc|cccc|cccc|cccc|}
\hline
15&
&
&
12&
11&
&
&
8&
7&
&
&
4&
3&
&
&
0\\
\hline
\multicolumn{4}{|c|}{opcode 0x7}&
\multicolumn{4}{c|}{D}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}\\
 
\hline
\multicolumn{4}{|c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large h.add32s\ rA,rB,rD}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large The contents of general register rC is added to the contents of general register rB to form the result. The result is placed into general register rA.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
rA <- rB + rC
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge h.immch32s}&
\multicolumn{1}{c}{\textbf{\huge Immediate Byte Signed}}&
\textbf{\huge h.immch32s}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccc|cccc|cccc|cccc|}
\hline
15&
&
&
12&
11&
&
&
8&
7&
&
&
4&
3&
&
&
0\\
\hline
\multicolumn{4}{|c|}{opcode 0x8}&
\multicolumn{4}{c|}{M}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{M}\\
 
\hline
\multicolumn{4}{|c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large h.immch32s\ rA,M}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large 8 bit immediate is sign-extended to 32 bits and placed into general register rA.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
rA <- exts(Immediate)
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 2:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Recommended\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge h.jal}&
\multicolumn{1}{c}{\textbf{\huge Jump and Link}}&
\textbf{\huge h.jal}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccc|cccccccccccc|}
\hline
15&
&
&
12&
11&
&
&
&
&
&
&
&
&
&
&
0\\
\hline
\multicolumn{4}{|c|}{opcode 0x9}&
\multicolumn{12}{c|}{X}\\
 
\hline
\multicolumn{4}{|c|}{4 bits}&
\multicolumn{12}{c|}{12 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large h.jal\ X}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large The immediate is shifted left two bits, sign-extended to 32 bits and then added to the address of the delay slot. The result is effective address of the jump. The program unconditionally jumps to EA with a delay of one 32 bit or two 16 bit instructions. The address of the instruction after the delay slot is placed in the link register. }{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
PC <- (Immediate || 00) + DelayInsnAddr\\LR <- DelayInsnAddr + 4
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 2:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Recommended\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge h.bnf}&
\multicolumn{1}{c}{\textbf{\huge Branch if No Flag}}&
\textbf{\huge h.bnf}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccc|cccccccccccc|}
\hline
15&
&
&
12&
11&
&
&
&
&
&
&
&
&
&
&
0\\
\hline
\multicolumn{4}{|c|}{opcode 0xa}&
\multicolumn{12}{c|}{X}\\
 
\hline
\multicolumn{4}{|c|}{4 bits}&
\multicolumn{12}{c|}{12 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large h.bnf\ X}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large The immediate is shifted left two bits, sign-extended to 32 bits and then added to the address of the delay slot. The result is effective address of the branch. If the compare flag is cleared, then the program branches to EA with a delay of one 32 bit or two 16 bit instructions.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
EA <- (Immediate || 00) + DelayInsnAddr\\PC <- EA if flag cleared
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 2:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Recommended\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge h.bf}&
\multicolumn{1}{c}{\textbf{\huge Branch if Flag}}&
\textbf{\huge h.bf}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccc|cccccccccccc|}
\hline
15&
&
&
12&
11&
&
&
&
&
&
&
&
&
&
&
0\\
\hline
\multicolumn{4}{|c|}{opcode 0xb}&
\multicolumn{12}{c|}{X}\\
 
\hline
\multicolumn{4}{|c|}{4 bits}&
\multicolumn{12}{c|}{12 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large h.bf\ X}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large The immediate is shifted left two bits, sign-extended to 32 bits and then added to the address of the delay slot. The result is effective address of the branch. If the compare flag is set, then the program branches to EA with a delay of one 32 bit or two 16 bit instructions.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
EA <- (Immediate || 00) + DelayInsnAddr\\PC <- EA if flag set
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 2:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Recommended\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge h.movi32}&
\multicolumn{1}{c}{\textbf{\huge Move 32 bit Immediate}}&
\textbf{\huge h.movi32}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccc|cccc|cccc|cccc|}
\hline
15&
&
&
12&
11&
&
&
8&
7&
&
&
4&
3&
&
&
0\\
\hline
\multicolumn{4}{|c|}{opcode 0xc}&
\multicolumn{4}{c|}{M}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{M}\\
 
\hline
\multicolumn{4}{|c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large h.movi32\ rA,M}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large For simulator. Obsolete}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
N/A
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 0:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
&&\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge simprintf}&
\multicolumn{1}{c}{\textbf{\huge Simulate printf}}&
\textbf{\huge simprintf}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccccccccccc|}
\hline
31&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
0\\
\hline
\multicolumn{16}{|c|}{opcode 0xe001}\\
 
\hline
\multicolumn{16}{|c|}{16 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large simprintf\ }{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large For simulator. Obsolete.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
N/A
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 0:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
&&\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge simrdtsc}&
\multicolumn{1}{c}{\textbf{\huge Simulate Read Timer}}&
\textbf{\huge simrdtsc}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|ccc|}
\hline
31&
&
&
&
&
&
&
24&
23&
&
&
20&
19&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0xe0}&
\multicolumn{4}{c|}{A}&
\multicolumn{3}{c|}{opcode 0x0}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{3}{c|}{3 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large simrdtsc\ rA}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large For simulator. Obsolete.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
N/A
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 0:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
&&\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge h.sched}&
\multicolumn{1}{c}{\textbf{\huge Schedule}}&
\textbf{\huge h.sched}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccc|cccccccccccc|}
\hline
15&
&
&
12&
11&
&
&
&
&
&
&
&
&
&
&
0\\
\hline
\multicolumn{4}{|c|}{opcode 0xf}&
\multicolumn{12}{c|}{Z}\\
 
\hline
\multicolumn{4}{|c|}{4 bits}&
\multicolumn{12}{c|}{12 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large h.sched\ Z}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large Immediate carries static scheduling information about instruction scheduling. This information is generated by an optimizing compiler.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 3:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Optional\\
\hline
\end{tabular}\par}
 
 
\end{document}
/trunk/gen_or1k_isa/tmp/body.tex
0,0 → 1,6701
 
\begin{document}
\vspace{50mm}\section{OpenRISC 1000 Instruction Set}
Draft, Do not distribute
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.illegal}&
\multicolumn{1}{c}{\textbf{\huge Illegal instruction}}&
\textbf{\huge l.illegal}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccccccccccccccccccccccccccc|}
\hline
31&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
0\\
\hline
\multicolumn{32}{|c|}{opcode 0x0}\\
 
\hline
\multicolumn{32}{|c|}{32 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.illegal\ }{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large The result of this instruction is always an illegal instruction exception.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
PC <- address of illegal instruction exception handler
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.j}&
\multicolumn{1}{c}{\textbf{\huge Jump}}&
\textbf{\huge l.j}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccc|cccccccccccccccccccccccccc|}
\hline
31&
&
&
&
&
26&
25&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
0\\
\hline
\multicolumn{6}{|c|}{opcode 0x0}&
\multicolumn{26}{c|}{X}\\
 
\hline
\multicolumn{6}{|c|}{6 bits}&
\multicolumn{26}{c|}{26 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.j\ X}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large The immediate is shifted left two bits, sign-extended to 32 bits and then added to the address of the delay slot. The result is effective address of the jump. The program unconditionally jumps to EA with a delay of one 32 bit or two 16 bit instructions.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
PC <- (Immediate || 00) + DelayInsnAddr\\LR <- DelayInsnAddr + 4
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.jal}&
\multicolumn{1}{c}{\textbf{\huge Jump and Link}}&
\textbf{\huge l.jal}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccc|cccccccccccccccccccccccccc|}
\hline
31&
&
&
&
&
26&
25&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
0\\
\hline
\multicolumn{6}{|c|}{opcode 0x1}&
\multicolumn{26}{c|}{X}\\
 
\hline
\multicolumn{6}{|c|}{6 bits}&
\multicolumn{26}{c|}{26 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.jal\ X}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large The immediate is shifted left two bits, sign-extended to 32 bits and then added to the address of the delay slot. The result is effective address of the jump. The program unconditionally jumps to EA with a delay of one 32 bit or two 16 bit instructions. The address of the instruction after the delay slot is placed in the link register. }{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
PC <- (Immediate || 00) + DelayInsnAddr\\LR <- DelayInsnAddr + 4
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.bnf}&
\multicolumn{1}{c}{\textbf{\huge Branch if No Flag}}&
\textbf{\huge l.bnf}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccc|cccccccccccccccccccccccccc|}
\hline
31&
&
&
&
&
26&
25&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
0\\
\hline
\multicolumn{6}{|c|}{opcode 0x2}&
\multicolumn{26}{c|}{X}\\
 
\hline
\multicolumn{6}{|c|}{6 bits}&
\multicolumn{26}{c|}{26 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.bnf\ X}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large The immediate is shifted left two bits, sign-extended to 32 bits and then added to the address of the delay slot. The result is effective address of the branch. If the compare flag is cleared, then the program branches to EA with a delay of one 32 bit or two 16 bit instructions.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
EA <- (Immediate || 00) + DelayInsnAddr\\PC <- EA if flag cleared
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.bf}&
\multicolumn{1}{c}{\textbf{\huge Branch if Flag}}&
\textbf{\huge l.bf}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccc|cccccccccccccccccccccccccc|}
\hline
31&
&
&
&
&
26&
25&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
0\\
\hline
\multicolumn{6}{|c|}{opcode 0x3}&
\multicolumn{26}{c|}{X}\\
 
\hline
\multicolumn{6}{|c|}{6 bits}&
\multicolumn{26}{c|}{26 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.bf\ X}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large The immediate is shifted left two bits, sign-extended to 32 bits and then added to the address of the delay slot. The result is effective address of the branch. If the compare flag is set, then the program branches to EA with a delay of one 32 bit or two 16 bit instructions.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
EA <- (Immediate || 00) + DelayInsnAddr\\PC <- EA if flag set
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.bfnez}&
\multicolumn{1}{c}{\textbf{\huge }}&
\textbf{\huge l.bfnez}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccc|cccccccccccccccccccccccccc|}
\hline
31&
&
&
&
&
26&
25&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
0\\
\hline
\multicolumn{6}{|c|}{opcode 0x3}&
\multicolumn{26}{c|}{X}\\
 
\hline
\multicolumn{6}{|c|}{6 bits}&
\multicolumn{26}{c|}{26 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.bfnez\ X}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large }{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 0:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
&&\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.bfeqz}&
\multicolumn{1}{c}{\textbf{\huge }}&
\textbf{\huge l.bfeqz}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccc|cccccccccccccccccccccccccc|}
\hline
31&
&
&
&
&
26&
25&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
0\\
\hline
\multicolumn{6}{|c|}{opcode 0x2}&
\multicolumn{26}{c|}{X}\\
 
\hline
\multicolumn{6}{|c|}{6 bits}&
\multicolumn{26}{c|}{26 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.bfeqz\ X}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large }{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 0:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
&&\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.jmp}&
\multicolumn{1}{c}{\textbf{\huge }}&
\textbf{\huge l.jmp}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccc|cccccccccccccccccccccccccc|}
\hline
31&
&
&
&
&
26&
25&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
0\\
\hline
\multicolumn{6}{|c|}{opcode 0x0}&
\multicolumn{26}{c|}{X}\\
 
\hline
\multicolumn{6}{|c|}{6 bits}&
\multicolumn{26}{c|}{26 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.jmp\ X}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large }{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 0:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
&&\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.load32u}&
\multicolumn{1}{c}{\textbf{\huge Load Word and Extend with Zero}}&
\textbf{\huge l.load32u}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|ccccccc|c|cccc|cccc|cccccccccccccccc|}
\hline
31&
&
&
&
&
&
25&
24&
23&
&
&
20&
19&
&
&
16&
15&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
0\\
\hline
\multicolumn{7}{|c|}{opcode 0x8}&
\multicolumn{1}{c|}{J}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}&
\multicolumn{16}{c|}{J}\\
 
\hline
\multicolumn{7}{|c|}{7 bits}&
\multicolumn{1}{c|}{1 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{16}{c|}{16 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.load32u\ rA,J(rB)}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large Offset is sign-extended and added to the contents of general register rB. Sum represents effective address. The word in memory addressed by EA is loaded into general register rA. }{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
EA <- exts(Immediate) + rB\\rA <- (EA){[}31:0{]}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.load16u}&
\multicolumn{1}{c}{\textbf{\huge Load Half Word and Extend with Zero}}&
\textbf{\huge l.load16u}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|ccccccc|c|cccc|cccc|cccccccccccccccc|}
\hline
31&
&
&
&
&
&
25&
24&
23&
&
&
20&
19&
&
&
16&
15&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
0\\
\hline
\multicolumn{7}{|c|}{opcode 0x9}&
\multicolumn{1}{c|}{J}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}&
\multicolumn{16}{c|}{J}\\
 
\hline
\multicolumn{7}{|c|}{7 bits}&
\multicolumn{1}{c|}{1 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{16}{c|}{16 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.load16u\ rA,J(rB)}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large Offset is sign-extended and added to the contents of general register rB. Sum represents effective address. The half word in memory addressed by EA is loaded into the low-order 16 bits of general register rA. High-order 16 bits of general register rA are replaced with zero.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
EA <- exts(Immediate) + rB\\rA{[}15:0{]} <- (EA){[}15:0{]}\\rA{[}31:16{]} <- 0
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.load16s}&
\multicolumn{1}{c}{\textbf{\huge Load Half Word and Extend with Sign}}&
\textbf{\huge l.load16s}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|ccccccc|c|cccc|cccc|cccccccccccccccc|}
\hline
31&
&
&
&
&
&
25&
24&
23&
&
&
20&
19&
&
&
16&
15&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
0\\
\hline
\multicolumn{7}{|c|}{opcode 0xa}&
\multicolumn{1}{c|}{J}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}&
\multicolumn{16}{c|}{J}\\
 
\hline
\multicolumn{7}{|c|}{7 bits}&
\multicolumn{1}{c|}{1 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{16}{c|}{16 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.load16s\ rA,J(rB)}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large Offset is sign-extended and added to the contents of general register rB. Sum represents effective address. The half word in memory addressed by EA is loaded into the low-order 16 bits of general register rA. High-order 16 bits of general register rA are replaced with bit 15 of the loaded value.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
EA <- exts(Immediate) + rB\\rA{[}15:0{]} <- (EA){[}15:0{]}\\rA{[}31:16{]} <- rA{[}15{]}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.load8u}&
\multicolumn{1}{c}{\textbf{\huge Load Byte and Extend with Zero}}&
\textbf{\huge l.load8u}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|ccccccc|c|cccc|cccc|cccccccccccccccc|}
\hline
31&
&
&
&
&
&
25&
24&
23&
&
&
20&
19&
&
&
16&
15&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
0\\
\hline
\multicolumn{7}{|c|}{opcode 0xb}&
\multicolumn{1}{c|}{J}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}&
\multicolumn{16}{c|}{J}\\
 
\hline
\multicolumn{7}{|c|}{7 bits}&
\multicolumn{1}{c|}{1 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{16}{c|}{16 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.load8u\ rA,J(rB)}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large Offset is sign-extended and added to the contents of general register rB. Sum represents effective address. The byte in memory addressed by EA is loaded into the low-order eight bits of general register rA. High-order 24 bits of general register rA are replaced with zero.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
EA <- exts(Immediate) + rB\\rA{[}7:0{]} <- (EA){[}7:0{]}\\rA{[}31:8{]} <- 0
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.load8s}&
\multicolumn{1}{c}{\textbf{\huge Load Byte and Extend with Sign}}&
\textbf{\huge l.load8s}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|ccccccc|c|cccc|cccc|cccccccccccccccc|}
\hline
31&
&
&
&
&
&
25&
24&
23&
&
&
20&
19&
&
&
16&
15&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
0\\
\hline
\multicolumn{7}{|c|}{opcode 0xc}&
\multicolumn{1}{c|}{J}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}&
\multicolumn{16}{c|}{J}\\
 
\hline
\multicolumn{7}{|c|}{7 bits}&
\multicolumn{1}{c|}{1 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{16}{c|}{16 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.load8s\ rA,J(rB)}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large Offset is sign-extended and added to the contents of general register rB. Sum represents effective address. The byte in memory addressed by EA is loaded into the low-order eight bits of general register rA. High-order 24 bits of general register rA are replaced with bit 7 of the loaded value.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
EA <- exts(Immediate) + rB\\rA{[}7:0{]} <- (EA){[}7:0{]}\\rA{[}31:8{]} <- rA{[}8{]}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.stor32}&
\multicolumn{1}{c}{\textbf{\huge Store Word}}&
\textbf{\huge l.stor32}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|ccccccc|c|cccc|cccc|cccccccccccccccc|}
\hline
31&
&
&
&
&
&
25&
24&
23&
&
&
20&
19&
&
&
16&
15&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
0\\
\hline
\multicolumn{7}{|c|}{opcode 0xd}&
\multicolumn{1}{c|}{J}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}&
\multicolumn{16}{c|}{J}\\
 
\hline
\multicolumn{7}{|c|}{7 bits}&
\multicolumn{1}{c|}{1 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{16}{c|}{16 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.stor32\ J(rA),rB}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large Offset is sign-extended and added to the contents of general register rA. Sum represents effective address. The word in general register rB is stored to memory addressed by EA. }{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
EA <- exts(Immediate) + rA\\(EA){[}31:0{]} <- rB
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.stor16}&
\multicolumn{1}{c}{\textbf{\huge Store Half Word}}&
\textbf{\huge l.stor16}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|ccccccc|c|cccc|cccc|cccccccccccccccc|}
\hline
31&
&
&
&
&
&
25&
24&
23&
&
&
20&
19&
&
&
16&
15&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
0\\
\hline
\multicolumn{7}{|c|}{opcode 0xe}&
\multicolumn{1}{c|}{J}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}&
\multicolumn{16}{c|}{J}\\
 
\hline
\multicolumn{7}{|c|}{7 bits}&
\multicolumn{1}{c|}{1 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{16}{c|}{16 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.stor16\ J(rA),rB}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large Offset is sign-extended and added to the contents of general register rA. Sum represents effective address. The low-order 16 bits of general register rB are stored to memory addressed by EA. }{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
EA <- exts(Immediate) + rA\\(EA){[}15:0{]} <- rB{[}15:0{]}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.stor8}&
\multicolumn{1}{c}{\textbf{\huge Store Byte}}&
\textbf{\huge l.stor8}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|ccccccc|c|cccc|cccc|cccccccccccccccc|}
\hline
31&
&
&
&
&
&
25&
24&
23&
&
&
20&
19&
&
&
16&
15&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
0\\
\hline
\multicolumn{7}{|c|}{opcode 0xf}&
\multicolumn{1}{c|}{J}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}&
\multicolumn{16}{c|}{J}\\
 
\hline
\multicolumn{7}{|c|}{7 bits}&
\multicolumn{1}{c|}{1 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{16}{c|}{16 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.stor8\ J(rA),rB}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large Offset is sign-extended and added to the contents of general register rA. Sum represents effective address. The low-order 8 bits of general register rB are stored to memory addressed by EA. }{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
EA <- exts(Immediate) + rA\\(EA){[}7:0{]} <- rB{[}7:0{]}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.addi32s}&
\multicolumn{1}{c}{\textbf{\huge Add Immediate Signed}}&
\textbf{\huge l.addi32s}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccc|cc|cccc|cccc|cccccccccccccccc|}
\hline
31&
&
&
&
&
26&
25&
24&
23&
&
&
20&
19&
&
&
16&
15&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
0\\
\hline
\multicolumn{6}{|c|}{opcode 0x8}&
\multicolumn{2}{c|}{K}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}&
\multicolumn{16}{c|}{K}\\
 
\hline
\multicolumn{6}{|c|}{6 bits}&
\multicolumn{2}{c|}{2 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{16}{c|}{16 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.addi32s\ rA,rB,K}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large Immediate is signed-extended and added to the contents of general register rB to form the result. The result is placed into general register rA.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
rA <- rB + exts(Immediate)
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.subi32s}&
\multicolumn{1}{c}{\textbf{\huge Subtract Immediate Signed}}&
\textbf{\huge l.subi32s}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccc|cc|cccc|cccc|cccccccccccccccc|}
\hline
31&
&
&
&
&
26&
25&
24&
23&
&
&
20&
19&
&
&
16&
15&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
0\\
\hline
\multicolumn{6}{|c|}{opcode 0x9}&
\multicolumn{2}{c|}{K}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}&
\multicolumn{16}{c|}{K}\\
 
\hline
\multicolumn{6}{|c|}{6 bits}&
\multicolumn{2}{c|}{2 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{16}{c|}{16 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.subi32s\ rA,rB,K}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large Immediate is signed-extended and subtracted from the contents of general register rB to form the result. The result is placed into general register rA.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
rA <- rB - exts(Immediate)
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.muli32s}&
\multicolumn{1}{c}{\textbf{\huge Multiply Immediate Signed}}&
\textbf{\huge l.muli32s}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccc|cccccccccccccccc|}
\hline
31&
&
&
&
&
&
&
24&
23&
&
&
20&
19&
&
&
16&
15&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x28}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}&
\multicolumn{16}{c|}{I}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{16}{c|}{16 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.muli32s\ rA,rB,I}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large Immediate and the contents of general register rB are multiplied and the result is truncated to 32 bits and placed into general register rA.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
rA <- rB * Immediate
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 2:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Recommended\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.xori16}&
\multicolumn{1}{c}{\textbf{\huge Exclusive Or Immediate Half Word}}&
\textbf{\huge l.xori16}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccc|cccccccccccccccc|}
\hline
31&
&
&
&
&
&
&
24&
23&
&
&
20&
19&
&
&
16&
15&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x29}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}&
\multicolumn{16}{c|}{I}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{16}{c|}{16 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.xori16\ rA,rB,I}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large Immediate is zero-extended and combined with the contents of general register rB in a bit-wise logical XOR operation. The result is placed into general register rA.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
rA <- rB XOR exts(Immediate)
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 3:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Optional\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.immlo16u}&
\multicolumn{1}{c}{\textbf{\huge Immediate Low-Order Half Word Unsigned}}&
\textbf{\huge l.immlo16u}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccc|cccccccccccccccc|}
\hline
31&
&
&
&
&
&
&
24&
23&
&
&
20&
19&
&
&
16&
15&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x2a}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{reserved}&
\multicolumn{16}{c|}{I}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{16}{c|}{16 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.immlo16u\ rA,lo(I)}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large 16 bit immediate is placed into low-order 16 bits of general register rA.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
rA{[}15:0{]} <- Immediate
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.immhi16u}&
\multicolumn{1}{c}{\textbf{\huge Immediate High-Order Half Word Unsigned}}&
\textbf{\huge l.immhi16u}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccc|cccccccccccccccc|}
\hline
31&
&
&
&
&
&
&
24&
23&
&
&
20&
19&
&
&
16&
15&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x2b}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{reserved}&
\multicolumn{16}{c|}{I}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{16}{c|}{16 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.immhi16u\ rA,hi(I)}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large 16 bit immediate is placed into high-order 16 bits of general register rA.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
rA{[}31:16{]} <- Immediate
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.sub32s}&
\multicolumn{1}{c}{\textbf{\huge Subtract Signed}}&
\textbf{\huge l.sub32s}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccc|cccc|cccc|cccccccc|}
\hline
31&
&
&
&
&
&
&
24&
23&
&
&
20&
19&
&
&
16&
15&
&
&
12&
11&
&
&
8&
7&
&
&
&
&
&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x2c}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}&
\multicolumn{4}{c|}{C}&
\multicolumn{4}{c|}{opcode 0x0}&
\multicolumn{8}{c|}{reserved}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{8}{c|}{8 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.sub32s\ rA,rB,rC}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large The contents of general register rC is subtracted from the contents of general register rB to form the result. The result is placed into general register rA.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
rA <- rB - rC
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.shla32}&
\multicolumn{1}{c}{\textbf{\huge Shift Left Arithmetic}}&
\textbf{\huge l.shla32}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccc|cccc|cccc|ccccc|ccc|}
\hline
31&
&
&
&
&
&
&
24&
23&
&
&
20&
19&
&
&
16&
15&
&
&
12&
11&
&
&
8&
7&
&
&
&
3&
2&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x2c}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}&
\multicolumn{4}{c|}{C}&
\multicolumn{4}{c|}{opcode 0x1}&
\multicolumn{5}{c|}{L}&
\multicolumn{3}{c|}{reserved}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{5}{c|}{5 bits}&
\multicolumn{3}{c|}{3 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.shla32\ rA,rB,rC,L}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large Immediate is combined with low-order 5 bits of general register rC in a bit-wise logical OR operation. The result specifies the number of bit positions the contents of general register rB are shifted left, inserting zeros into the low-order bits.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
b <- Immediate | rC\\rA{[}31:b{]} <- rB{[}31-b:0{]}\\rA{[}b:0{]} <- 0
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.shra32}&
\multicolumn{1}{c}{\textbf{\huge Shift Right Arithmetic}}&
\textbf{\huge l.shra32}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccc|cccc|cccc|ccccc|ccc|}
\hline
31&
&
&
&
&
&
&
24&
23&
&
&
20&
19&
&
&
16&
15&
&
&
12&
11&
&
&
8&
7&
&
&
&
3&
2&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x2c}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}&
\multicolumn{4}{c|}{C}&
\multicolumn{4}{c|}{opcode 0x2}&
\multicolumn{5}{c|}{L}&
\multicolumn{3}{c|}{reserved}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{5}{c|}{5 bits}&
\multicolumn{3}{c|}{3 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.shra32\ rA,rB,rC,L}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large Immediate is combined with low-order 5 bits of general register rC in a bit-wise logical OR operation. The result specifies the number of bit positions the contents of general register rB are shifted right, sign-extending the high-order bits.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
b <- Immediate | rC\\rA{[}31-b:0{]} <- rB{[}31:b{]}\\rA{[}31-b:31{]} <- rB{[}31{]}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.shrl32}&
\multicolumn{1}{c}{\textbf{\huge Shift Right Logical}}&
\textbf{\huge l.shrl32}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccc|cccc|cccc|ccccc|ccc|}
\hline
31&
&
&
&
&
&
&
24&
23&
&
&
20&
19&
&
&
16&
15&
&
&
12&
11&
&
&
8&
7&
&
&
&
3&
2&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x2c}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}&
\multicolumn{4}{c|}{C}&
\multicolumn{4}{c|}{opcode 0x3}&
\multicolumn{5}{c|}{L}&
\multicolumn{3}{c|}{reserved}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{5}{c|}{5 bits}&
\multicolumn{3}{c|}{3 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.shrl32\ rA,rB,rC,L}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large Immediate is combined with low-order 5 bits of general register rC in a bit-wise logical OR operation. The result specifies the number of bit positions the contents of general register rB are shifted right, inserting zeros into the high-order bits.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
b <- Immediate | rC\\rA{[}31-b:0{]} <- rB{[}31:b{]}\\rA{[}31-b:31{]} <- 0
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.and32}&
\multicolumn{1}{c}{\textbf{\huge And}}&
\textbf{\huge l.and32}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccc|cccc|cccc|cccccccc|}
\hline
31&
&
&
&
&
&
&
24&
23&
&
&
20&
19&
&
&
16&
15&
&
&
12&
11&
&
&
8&
7&
&
&
&
&
&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x2c}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}&
\multicolumn{4}{c|}{C}&
\multicolumn{4}{c|}{opcode 0x4}&
\multicolumn{8}{c|}{reserved}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{8}{c|}{8 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.and32\ rA,rB,rC}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large The contents of general register rB are combined with the contents of general register rC in a bit-wise logical AND operation. The result is placed into general register rA.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
rA <- rB AND rC
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.or32}&
\multicolumn{1}{c}{\textbf{\huge Or}}&
\textbf{\huge l.or32}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccc|cccc|cccc|cccccccc|}
\hline
31&
&
&
&
&
&
&
24&
23&
&
&
20&
19&
&
&
16&
15&
&
&
12&
11&
&
&
8&
7&
&
&
&
&
&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x2c}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}&
\multicolumn{4}{c|}{C}&
\multicolumn{4}{c|}{opcode 0x5}&
\multicolumn{8}{c|}{reserved}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{8}{c|}{8 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.or32\ rA,rB,rC}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large The contents of general register rB are combined with the contents of general register rC in a bit-wise logical OR operation. The result is placed into general register rA.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
rA <- rB OR rC
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.xor32}&
\multicolumn{1}{c}{\textbf{\huge Exclusive Or}}&
\textbf{\huge l.xor32}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccc|cccc|cccc|cccccccc|}
\hline
31&
&
&
&
&
&
&
24&
23&
&
&
20&
19&
&
&
16&
15&
&
&
12&
11&
&
&
8&
7&
&
&
&
&
&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x2c}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}&
\multicolumn{4}{c|}{C}&
\multicolumn{4}{c|}{opcode 0x6}&
\multicolumn{8}{c|}{reserved}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{8}{c|}{8 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.xor32\ rA,rB,rC}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large The contents of general register rB are combined with the contents of general register rC in a bit-wise logical XOR operation. The result is placed into general register rA.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
rA <- rB XOR rC
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.mul32s}&
\multicolumn{1}{c}{\textbf{\huge Multiply Signed}}&
\textbf{\huge l.mul32s}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccc|cccc|cccc|cccccccc|}
\hline
31&
&
&
&
&
&
&
24&
23&
&
&
20&
19&
&
&
16&
15&
&
&
12&
11&
&
&
8&
7&
&
&
&
&
&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x2c}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}&
\multicolumn{4}{c|}{C}&
\multicolumn{4}{c|}{opcode 0x7}&
\multicolumn{8}{c|}{reserved}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{8}{c|}{8 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.mul32s\ rA,rB,rC}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large The contents of general register rB and the contents of general register rC are multiplied and the result is truncated to 32 bits and placed into general register rA. Both operands are treated as unsigned integers.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
rA <- rB * rC
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 2:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Recommended\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.mul32u}&
\multicolumn{1}{c}{\textbf{\huge Multiply Unsigned}}&
\textbf{\huge l.mul32u}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccc|cccc|cccc|cccccccc|}
\hline
31&
&
&
&
&
&
&
24&
23&
&
&
20&
19&
&
&
16&
15&
&
&
12&
11&
&
&
8&
7&
&
&
&
&
&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x2c}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}&
\multicolumn{4}{c|}{C}&
\multicolumn{4}{c|}{opcode 0x8}&
\multicolumn{8}{c|}{reserved}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{8}{c|}{8 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.mul32u\ rA,rB,rC}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large The contents of general register rB and the contents of general register rC are multiplied and the result is truncated to 32 bits and placed into general register rA. Both operands are treated as unsigned integers.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
rA <- rB * rC
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 2:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Recommended\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.div32s}&
\multicolumn{1}{c}{\textbf{\huge Divide Signed}}&
\textbf{\huge l.div32s}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccc|cccc|cccc|cccccccc|}
\hline
31&
&
&
&
&
&
&
24&
23&
&
&
20&
19&
&
&
16&
15&
&
&
12&
11&
&
&
8&
7&
&
&
&
&
&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x2c}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}&
\multicolumn{4}{c|}{C}&
\multicolumn{4}{c|}{opcode 0x9}&
\multicolumn{8}{c|}{reserved}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{8}{c|}{8 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.div32s\ rA,rB,rC}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large The contents of general register rB are divided by the contents of general register rC and the result is placed into general register rA. Both operands are treated as signed integers. A divisor flag is set when the divisor is zero.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
rA <- rB / rC
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 3:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Optional\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.div32u}&
\multicolumn{1}{c}{\textbf{\huge Divide Unsigned}}&
\textbf{\huge l.div32u}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccc|cccc|cccc|cccccccc|}
\hline
31&
&
&
&
&
&
&
24&
23&
&
&
20&
19&
&
&
16&
15&
&
&
12&
11&
&
&
8&
7&
&
&
&
&
&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x2c}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}&
\multicolumn{4}{c|}{C}&
\multicolumn{4}{c|}{opcode 0xa}&
\multicolumn{8}{c|}{reserved}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{8}{c|}{8 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.div32u\ rA,rB,rC}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large The contents of general register rB are divided by the contents of general register rC and the result is placed into general register rA. Both operands are treated as unsigned integers. A divisor flag is set when the divisor is zero.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
rA <- rB / rC
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 3:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Optional\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.dcbf}&
\multicolumn{1}{c}{\textbf{\huge Data Cache Block Flush}}&
\textbf{\huge l.dcbf}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccccccc|cccc|cccccccc|}
\hline
31&
&
&
&
&
&
&
24&
23&
&
&
20&
19&
&
&
&
&
&
&
12&
11&
&
&
8&
7&
&
&
&
&
&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x30}&
\multicolumn{4}{c|}{A}&
\multicolumn{8}{c|}{I}&
\multicolumn{4}{c|}{opcode 0x0}&
\multicolumn{8}{c|}{I}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{8}{c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{8}{c|}{8 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.dcbf\ J(rA)}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large TBD}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 5:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Cache Management&Supervisor only&Mandatory if cache supported\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.dcbt}&
\multicolumn{1}{c}{\textbf{\huge Data Cache Block Touch}}&
\textbf{\huge l.dcbt}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccccccc|cccc|cccccccc|}
\hline
31&
&
&
&
&
&
&
24&
23&
&
&
20&
19&
&
&
&
&
&
&
12&
11&
&
&
8&
7&
&
&
&
&
&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x30}&
\multicolumn{4}{c|}{A}&
\multicolumn{8}{c|}{I}&
\multicolumn{4}{c|}{opcode 0x1}&
\multicolumn{8}{c|}{I}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{8}{c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{8}{c|}{8 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.dcbt\ J(rA)}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large TBD}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 5:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Cache Management&Supervisor only&Mandatory if cache supported\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.dcbi}&
\multicolumn{1}{c}{\textbf{\huge Data Cache Block Invalidate}}&
\textbf{\huge l.dcbi}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccccccc|cccc|cccccccc|}
\hline
31&
&
&
&
&
&
&
24&
23&
&
&
20&
19&
&
&
&
&
&
&
12&
11&
&
&
8&
7&
&
&
&
&
&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x30}&
\multicolumn{4}{c|}{A}&
\multicolumn{8}{c|}{I}&
\multicolumn{4}{c|}{opcode 0x2}&
\multicolumn{8}{c|}{I}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{8}{c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{8}{c|}{8 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.dcbi\ J(rA)}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large TBD}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 5:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Cache Management&Supervisor only&Mandatory if cache supported\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.dcia}&
\multicolumn{1}{c}{\textbf{\huge Data Cache Invalidate All}}&
\textbf{\huge l.dcia}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccccccc|cccc|cccccccc|}
\hline
31&
&
&
&
&
&
&
24&
23&
&
&
20&
19&
&
&
&
&
&
&
12&
11&
&
&
8&
7&
&
&
&
&
&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x30}&
\multicolumn{4}{c|}{A}&
\multicolumn{8}{c|}{reserved}&
\multicolumn{4}{c|}{opcode 0x3}&
\multicolumn{8}{c|}{reserved}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{8}{c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{8}{c|}{8 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.dcia\ }{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large TBD}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 5:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Cache Management&Supervisor only&Mandatory if cache supported\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.dcfa}&
\multicolumn{1}{c}{\textbf{\huge Data Cache Flush All}}&
\textbf{\huge l.dcfa}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccccccc|cccc|cccccccc|}
\hline
31&
&
&
&
&
&
&
24&
23&
&
&
20&
19&
&
&
&
&
&
&
12&
11&
&
&
8&
7&
&
&
&
&
&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x30}&
\multicolumn{4}{c|}{A}&
\multicolumn{8}{c|}{reserved}&
\multicolumn{4}{c|}{opcode 0x4}&
\multicolumn{8}{c|}{reserved}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{8}{c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{8}{c|}{8 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.dcfa\ }{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large TBD}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 5:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Cache Management&Supervisor only&Mandatory if cache supported\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.tlbia}&
\multicolumn{1}{c}{\textbf{\huge TLB Invalidate All}}&
\textbf{\huge l.tlbia}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccccccc|cccc|cccccccc|}
\hline
31&
&
&
&
&
&
&
24&
23&
&
&
20&
19&
&
&
&
&
&
&
12&
11&
&
&
8&
7&
&
&
&
&
&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x30}&
\multicolumn{4}{c|}{A}&
\multicolumn{8}{c|}{reserved}&
\multicolumn{4}{c|}{opcode 0x5}&
\multicolumn{8}{c|}{reserved}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{8}{c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{8}{c|}{8 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.tlbia\ }{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large TBD}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 6:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Virtual Memory&Supervisor only&Mandatory if MMU supported\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.mtsr}&
\multicolumn{1}{c}{\textbf{\huge Move To Special Register}}&
\textbf{\huge l.mtsr}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccccccc|cccc|cccccccc|}
\hline
31&
&
&
&
&
&
&
24&
23&
&
&
20&
19&
&
&
&
&
&
&
12&
11&
&
&
8&
7&
&
&
&
&
&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x30}&
\multicolumn{4}{c|}{A}&
\multicolumn{8}{c|}{S}&
\multicolumn{4}{c|}{opcode 0x6}&
\multicolumn{8}{c|}{S}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{8}{c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{8}{c|}{8 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.mtsr\ rS,rA}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large The contents of general register rA are moved into special register rS.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
rS <- rA
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 4:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
System Management&Supervisor only&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge l.mfsr}&
\multicolumn{1}{c}{\textbf{\huge Move From Special Register}}&
\textbf{\huge l.mfsr}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccccccc|cccc|cccccccc|}
\hline
31&
&
&
&
&
&
&
24&
23&
&
&
20&
19&
&
&
&
&
&
&
12&
11&
&
&
8&
7&
&
&
&
&
&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x30}&
\multicolumn{4}{c|}{A}&
\multicolumn{8}{c|}{S}&
\multicolumn{4}{c|}{opcode 0x7}&
\multicolumn{8}{c|}{S}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{8}{c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{8}{c|}{8 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large l.mfsr\ rA,rS}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large The contents of special register rS are moved into general register rA.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
rA <- rS
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 4:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
System Management&Supervisor only&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge h.sfeq32}&
\multicolumn{1}{c}{\textbf{\huge Set Flag if Equal}}&
\textbf{\huge h.sfeq32}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccc|}
\hline
15&
&
&
&
&
&
&
8&
7&
&
&
4&
3&
&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x40}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large h.sfeq32\ rA,rB}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large The contents of general register rA and the contents of general register rB are compared. If the two registers are equal, then the compare flag is set; otherwise the compare flag is cleared.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
flag <- rA == rB
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge h.sfne32}&
\multicolumn{1}{c}{\textbf{\huge Set Flag if Not Equal}}&
\textbf{\huge h.sfne32}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccc|}
\hline
15&
&
&
&
&
&
&
8&
7&
&
&
4&
3&
&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x41}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large h.sfne32\ rA,rB}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large The contents of general register rA and the contents of general register rB are compared. If the two registers are not equal, then the compare flag is set; otherwise the compare flag is cleared.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
flag <- rA != rB
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge h.sfgt32s}&
\multicolumn{1}{c}{\textbf{\huge Set Flag if Greater Than Signed}}&
\textbf{\huge h.sfgt32s}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccc|}
\hline
15&
&
&
&
&
&
&
8&
7&
&
&
4&
3&
&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x42}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large h.sfgt32s\ rA,rB}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large The contents of general register rA and the contents of general register rB are compared as signed integers. If the contents of the first register are greater than the contents of the second register, then the compare flag is set; otherwise the compare flag is cleared.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
flag <- rA > rB
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge h.sfge32s}&
\multicolumn{1}{c}{\textbf{\huge Set Flag if Greater or Equal Than Signed}}&
\textbf{\huge h.sfge32s}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccc|}
\hline
15&
&
&
&
&
&
&
8&
7&
&
&
4&
3&
&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x43}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large h.sfge32s\ rA,rB}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large The contents of general register rA and the contents of general register rB are compared as signed integers. If the contents of the first register are greater or equal than the contents of the second register, then the compare flag is set; otherwise the compare flag is cleared.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
flag <- rA >= rB
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge h.sflt32s}&
\multicolumn{1}{c}{\textbf{\huge Set Flag if Less Than Signed}}&
\textbf{\huge h.sflt32s}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccc|}
\hline
15&
&
&
&
&
&
&
8&
7&
&
&
4&
3&
&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x44}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large h.sflt32s\ rA,rB}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large The contents of general register rA and the contents of general register rB are compared as signed integers. If the contents of the first register are less than the contents of the second register, then the compare flag is set; otherwise the compare flag is cleared.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
flag <- rA < rB
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge h.sfle32s}&
\multicolumn{1}{c}{\textbf{\huge Set Flag if Less or Equal Than Signed}}&
\textbf{\huge h.sfle32s}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccc|}
\hline
15&
&
&
&
&
&
&
8&
7&
&
&
4&
3&
&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x45}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large h.sfle32s\ rA,rB}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large The contents of general register rA and the contents of general register rB are compared as signed integers. If the contents of the first register are less or equal than the contents of the second register, then the compare flag is set; otherwise the compare flag is cleared.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
flag <- rA <= rB
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge h.sfgt32u}&
\multicolumn{1}{c}{\textbf{\huge Set Flag if Greater Than Unsigned}}&
\textbf{\huge h.sfgt32u}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccc|}
\hline
15&
&
&
&
&
&
&
8&
7&
&
&
4&
3&
&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x46}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large h.sfgt32u\ rA,rB}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large The contents of general register rA and the contents of general register rB are compared as unsigned integers. If the contents of the first register are greater than the contents of the second register, then the compare flag is set; otherwise the compare flag is cleared.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
flag <- rA > rB
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge h.sfge32u}&
\multicolumn{1}{c}{\textbf{\huge Set Flag if Greater or Equal Than Unsigned}}&
\textbf{\huge h.sfge32u}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccc|}
\hline
15&
&
&
&
&
&
&
8&
7&
&
&
4&
3&
&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x47}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large h.sfge32u\ rA,rB}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large The contents of general register rA and the contents of general register rB are compared as unsigned integers. If the contents of the first register are greater or equal than the contents of the second register, then the compare flag is set; otherwise the compare flag is cleared.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
flag <- rA >= rB
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge h.sflt32u}&
\multicolumn{1}{c}{\textbf{\huge Set Flag if Less Than Unsigned}}&
\textbf{\huge h.sflt32u}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccc|}
\hline
15&
&
&
&
&
&
&
8&
7&
&
&
4&
3&
&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x48}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large h.sflt32u\ rA,rB}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large The contents of general register rA and the contents of general register rB are compared as unsigned integers. If the contents of the first register are less than the contents of the second register, then the compare flag is set; otherwise the compare flag is cleared.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
flag <- rA < rB
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge h.sfle32u}&
\multicolumn{1}{c}{\textbf{\huge Set Flag if Less or Equal Than Unsigned}}&
\textbf{\huge h.sfle32u}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccc|}
\hline
15&
&
&
&
&
&
&
8&
7&
&
&
4&
3&
&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x49}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large h.sfle32u\ rA,rB}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large The contents of general register rA and the contents of general register rB are compared as unsigned integers. If the contents of the first register are less or equal than the contents of the second register, then the compare flag is set; otherwise the compare flag is cleared.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
flag <- rA <= rB
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge h.mov32}&
\multicolumn{1}{c}{\textbf{\huge Move}}&
\textbf{\huge h.mov32}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|cccc|}
\hline
15&
&
&
&
&
&
&
8&
7&
&
&
4&
3&
&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x4a}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large h.mov32\ rA,rB}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large The contents of general register rB are moved into general register rA.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
rA <- rB
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 2:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Recommended\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge h.ext16s}&
\multicolumn{1}{c}{\textbf{\huge Extend Half Word with Sign}}&
\textbf{\huge h.ext16s}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|c|ccc|}
\hline
15&
&
&
&
&
&
&
8&
7&
&
&
4&
3&
2&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x4b}&
\multicolumn{4}{c|}{A}&
\multicolumn{1}{c|}{reserved}&
\multicolumn{3}{c|}{opcode 0x0}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{1}{c|}{1 bits}&
\multicolumn{3}{c|}{3 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large h.ext16s\ rA}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large Bit 15 of general register rA is placed in high-order 16 bits of general register rA. The low-order 16 bits of general register rA are left unchanged.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
rA{[}31:16{]} <- rA{[}15{]}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 2:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Recommended\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge h.ext16z}&
\multicolumn{1}{c}{\textbf{\huge Extend Half Word with Zero}}&
\textbf{\huge h.ext16z}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|c|ccc|}
\hline
15&
&
&
&
&
&
&
8&
7&
&
&
4&
3&
2&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x4b}&
\multicolumn{4}{c|}{A}&
\multicolumn{1}{c|}{reserved}&
\multicolumn{3}{c|}{opcode 0x1}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{1}{c|}{1 bits}&
\multicolumn{3}{c|}{3 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large h.ext16z\ rA}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large Zero is placed in high-order 16 bits of general register rA. The low-order 16 bits of general register rA are left unchanged.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
rA{[}31:16{]} <- 0
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 2:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Recommended\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge h.ext8s}&
\multicolumn{1}{c}{\textbf{\huge Extend Byte with Sign}}&
\textbf{\huge h.ext8s}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|c|ccc|}
\hline
15&
&
&
&
&
&
&
8&
7&
&
&
4&
3&
2&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x4b}&
\multicolumn{4}{c|}{A}&
\multicolumn{1}{c|}{reserved}&
\multicolumn{3}{c|}{opcode 0x2}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{1}{c|}{1 bits}&
\multicolumn{3}{c|}{3 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large h.ext8s\ rA}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large Bit 7 of general register rA is placed in high-order 24 bits of general register rA. The low-order eight bits of general register rA are left unchanged.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
rA{[}31:8{]} <- rA{[}7{]}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 2:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Recommended\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge h.ext8z}&
\multicolumn{1}{c}{\textbf{\huge Extend Byte with Zero}}&
\textbf{\huge h.ext8z}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|c|ccc|}
\hline
15&
&
&
&
&
&
&
8&
7&
&
&
4&
3&
2&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x4b}&
\multicolumn{4}{c|}{A}&
\multicolumn{1}{c|}{reserved}&
\multicolumn{3}{c|}{opcode 0x3}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{1}{c|}{1 bits}&
\multicolumn{3}{c|}{3 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large h.ext8z\ rA}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large Zero is placed in high-order 24 bits of general register rA. The low-order eight bits of general register rA are left unchanged.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
rA{[}31:8{]} <- 0
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 2:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Recommended\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge h.nop}&
\multicolumn{1}{c}{\textbf{\huge No Operation}}&
\textbf{\huge h.nop}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|ccccc|ccc|}
\hline
15&
&
&
&
&
&
&
8&
7&
&
&
&
3&
2&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x4b}&
\multicolumn{5}{c|}{reserved}&
\multicolumn{3}{c|}{opcode 0x4}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{5}{c|}{5 bits}&
\multicolumn{3}{c|}{3 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large h.nop\ }{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large This instruction does not do anything except it takes at least one clock cycle to complete. It is usually used to fill gaps between 16 bit and 32 bit instructions.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge h.jalr}&
\multicolumn{1}{c}{\textbf{\huge Jump and Link Register}}&
\textbf{\huge h.jalr}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|c|ccc|}
\hline
15&
&
&
&
&
&
&
8&
7&
&
&
4&
3&
2&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0x4b}&
\multicolumn{4}{c|}{A}&
\multicolumn{1}{c|}{reserved}&
\multicolumn{3}{c|}{opcode 0x5}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{1}{c|}{1 bits}&
\multicolumn{3}{c|}{3 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large h.jalr\ rA}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large The contents of general register rA is effective address of the jump. The program unconditionally jumps to EA with a delay of one 32 bit or two 16 bit instructions. The address of the instruction after the delay slot is placed in the link register. }{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
PC <- rA\\LR <- DelayInsnAddr + 4
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge h.load32u}&
\multicolumn{1}{c}{\textbf{\huge Load Word and Extend with Zero}}&
\textbf{\huge h.load32u}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccc|cccc|cccc|cccc|}
\hline
15&
&
&
12&
11&
&
&
8&
7&
&
&
4&
3&
&
&
0\\
\hline
\multicolumn{4}{|c|}{opcode 0x5}&
\multicolumn{4}{c|}{N}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}\\
 
\hline
\multicolumn{4}{|c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large h.load32u\ rA,N(rB)}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large Offset is sign-extended and added to the contents of general register rB. Sum represents effective address. The word in memory addressed by EA is loaded into general register rA. }{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
EA <- exts(Immediate) + rB\\rA <- (EA){[}31:0{]}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 2:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Recommended\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge h.stor32}&
\multicolumn{1}{c}{\textbf{\huge Store Word}}&
\textbf{\huge h.stor32}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccc|cccc|cccc|cccc|}
\hline
15&
&
&
12&
11&
&
&
8&
7&
&
&
4&
3&
&
&
0\\
\hline
\multicolumn{4}{|c|}{opcode 0x6}&
\multicolumn{4}{c|}{N}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}\\
 
\hline
\multicolumn{4}{|c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large h.stor32\ N(rA),rB}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large Offset is sign-extended and added to the contents of general register rA. Sum represents effective address. The word in general register rB is stored to memory addressed by EA. }{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
EA <- exts(Immediate) + rA\\(EA){[}31:0{]} <- rB
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 2:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Recommended\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge h.add32s}&
\multicolumn{1}{c}{\textbf{\huge Add Signed}}&
\textbf{\huge h.add32s}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccc|cccc|cccc|cccc|}
\hline
15&
&
&
12&
11&
&
&
8&
7&
&
&
4&
3&
&
&
0\\
\hline
\multicolumn{4}{|c|}{opcode 0x7}&
\multicolumn{4}{c|}{D}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{B}\\
 
\hline
\multicolumn{4}{|c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large h.add32s\ rA,rB,rD}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large The contents of general register rC is added to the contents of general register rB to form the result. The result is placed into general register rA.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
rA <- rB + rC
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 1:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Mandatory always\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge h.immch32s}&
\multicolumn{1}{c}{\textbf{\huge Immediate Byte Signed}}&
\textbf{\huge h.immch32s}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccc|cccc|cccc|cccc|}
\hline
15&
&
&
12&
11&
&
&
8&
7&
&
&
4&
3&
&
&
0\\
\hline
\multicolumn{4}{|c|}{opcode 0x8}&
\multicolumn{4}{c|}{M}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{M}\\
 
\hline
\multicolumn{4}{|c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large h.immch32s\ rA,M}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large 8 bit immediate is sign-extended to 32 bits and placed into general register rA.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
rA <- exts(Immediate)
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 2:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Recommended\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge h.jal}&
\multicolumn{1}{c}{\textbf{\huge Jump and Link}}&
\textbf{\huge h.jal}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccc|cccccccccccc|}
\hline
15&
&
&
12&
11&
&
&
&
&
&
&
&
&
&
&
0\\
\hline
\multicolumn{4}{|c|}{opcode 0x9}&
\multicolumn{12}{c|}{X}\\
 
\hline
\multicolumn{4}{|c|}{4 bits}&
\multicolumn{12}{c|}{12 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large h.jal\ X}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large The immediate is shifted left two bits, sign-extended to 32 bits and then added to the address of the delay slot. The result is effective address of the jump. The program unconditionally jumps to EA with a delay of one 32 bit or two 16 bit instructions. The address of the instruction after the delay slot is placed in the link register. }{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
PC <- (Immediate || 00) + DelayInsnAddr\\LR <- DelayInsnAddr + 4
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 2:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Recommended\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge h.bnf}&
\multicolumn{1}{c}{\textbf{\huge Branch if No Flag}}&
\textbf{\huge h.bnf}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccc|cccccccccccc|}
\hline
15&
&
&
12&
11&
&
&
&
&
&
&
&
&
&
&
0\\
\hline
\multicolumn{4}{|c|}{opcode 0xa}&
\multicolumn{12}{c|}{X}\\
 
\hline
\multicolumn{4}{|c|}{4 bits}&
\multicolumn{12}{c|}{12 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large h.bnf\ X}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large The immediate is shifted left two bits, sign-extended to 32 bits and then added to the address of the delay slot. The result is effective address of the branch. If the compare flag is cleared, then the program branches to EA with a delay of one 32 bit or two 16 bit instructions.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
EA <- (Immediate || 00) + DelayInsnAddr\\PC <- EA if flag cleared
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 2:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Recommended\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge h.bf}&
\multicolumn{1}{c}{\textbf{\huge Branch if Flag}}&
\textbf{\huge h.bf}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccc|cccccccccccc|}
\hline
15&
&
&
12&
11&
&
&
&
&
&
&
&
&
&
&
0\\
\hline
\multicolumn{4}{|c|}{opcode 0xb}&
\multicolumn{12}{c|}{X}\\
 
\hline
\multicolumn{4}{|c|}{4 bits}&
\multicolumn{12}{c|}{12 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large h.bf\ X}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large The immediate is shifted left two bits, sign-extended to 32 bits and then added to the address of the delay slot. The result is effective address of the branch. If the compare flag is set, then the program branches to EA with a delay of one 32 bit or two 16 bit instructions.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
EA <- (Immediate || 00) + DelayInsnAddr\\PC <- EA if flag set
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 2:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Recommended\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge h.movi32}&
\multicolumn{1}{c}{\textbf{\huge Move 32 bit Immediate}}&
\textbf{\huge h.movi32}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccc|cccc|cccc|cccc|}
\hline
15&
&
&
12&
11&
&
&
8&
7&
&
&
4&
3&
&
&
0\\
\hline
\multicolumn{4}{|c|}{opcode 0xc}&
\multicolumn{4}{c|}{M}&
\multicolumn{4}{c|}{A}&
\multicolumn{4}{c|}{M}\\
 
\hline
\multicolumn{4}{|c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{4}{c|}{4 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large h.movi32\ rA,M}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large For simulator. Obsolete}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
N/A
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 0:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
&&\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge simprintf}&
\multicolumn{1}{c}{\textbf{\huge Simulate printf}}&
\textbf{\huge simprintf}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccccccccccc|}
\hline
31&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
0\\
\hline
\multicolumn{16}{|c|}{opcode 0xe001}\\
 
\hline
\multicolumn{16}{|c|}{16 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large simprintf\ }{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large For simulator. Obsolete.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
N/A
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 0:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
&&\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge simrdtsc}&
\multicolumn{1}{c}{\textbf{\huge Simulate Read Timer}}&
\textbf{\huge simrdtsc}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccccccc|cccc|ccc|}
\hline
31&
&
&
&
&
&
&
24&
23&
&
&
20&
19&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
&
0\\
\hline
\multicolumn{8}{|c|}{opcode 0xe0}&
\multicolumn{4}{c|}{A}&
\multicolumn{3}{c|}{opcode 0x0}\\
 
\hline
\multicolumn{8}{|c|}{8 bits}&
\multicolumn{4}{c|}{4 bits}&
\multicolumn{3}{c|}{3 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large simrdtsc\ rA}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large For simulator. Obsolete.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
N/A
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 0:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
&&\\
\hline
\end{tabular}\par}
 
 
 
\newpage
\vspace{10mm}
\lyxline{\small}\vspace{-1\parskip}
\vspace{10mm}
{\raggedright \begin{tabular}{ccc}
\textbf{\textcolor{white}{\small Left}}\textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Middle Middle
Middle Middle Middle Middle Middle Middle}} \textcolor{white}{\small }&
\textcolor{white}{\small }\textbf{\textcolor{white}{\small Right}}\\
\textbf{\huge h.sched}&
\multicolumn{1}{c}{\textbf{\huge Schedule}}&
\textbf{\huge h.sched}\\
\end{tabular}\par}
\bigskip{}
 
\vspace{10mm}
{\centering \begin{tabular}{|cccc|cccccccccccc|}
\hline
15&
&
&
12&
11&
&
&
&
&
&
&
&
&
&
&
0\\
\hline
\multicolumn{4}{|c|}{opcode 0xf}&
\multicolumn{12}{c|}{Z}\\
 
\hline
\multicolumn{4}{|c|}{4 bits}&
\multicolumn{12}{c|}{12 bits}\\
 
\hline
\end{tabular}\par}
\vspace{15mm}
{\par\raggedright \textbf{\LARGE Format:}\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large h.sched\ Z}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Description:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
\texttt{\large Immediate carries static scheduling information about instruction scheduling. This information is generated by an optimizing compiler.}{\large \par}
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Operation:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\textbf{\LARGE Notes:}{\LARGE \par}
\vspace{5mm}
\begin{quotation}
 
\end{quotation}
\vspace{10mm}
\vfill
Class 3:
{\centering \begin{tabular}{|c|c|c|}
\hline
Architecture Level&
Execution Mode&
Implementation\\
\hline
Core CPU&User and Supervisor&Optional\\
\hline
\end{tabular}\par}
 
 
\end{document}
/trunk/gen_or1k_isa/tmp/isa.log
0,0 → 1,1323
This is TeX, Version 3.14159 (Web2C 7.3.1) (format=latex 1999.11.7) 4 MAR 2000 03:15
**\AtBeginDocument{\RequirePackage{pslatex}} \def\PSLATEXTMP{\futurelet\PSLATEX
TMP\PSLATEXTMPB} \def\PSLATEXTMPB{\ifx\PSLATEXTMP\nonstopmode\else\input\fi} \P
SLATEXTMP tmp/isa.tex
(tmp/isa.tex (/hdc1/usr/share/texmf/tex/latex/amslatex/amsbook.cls
Document Class: amsbook 1997/03/26 v1.2r
\linespacing=\dimen102
\normalparindent=\dimen103
\normaltopskip=\skip41
(/hdc1/usr/share/texmf/tex/latex/amslatex/amsgen.sty
File: amsgen 1996/10/29 v1.2b
\@emptytoks=\toks14
\ex@=\dimen104
)
(/hdc1/usr/share/texmf/tex/latex/amslatex/amsmath.sty
Package: amsmath 1997/03/20 v1.2d AMS math features
\@mathmargin=\skip42
 
(/hdc1/usr/share/texmf/tex/latex/amslatex/amstext.sty
Package: amstext 1996/10/28 v1.2b
 
(/hdc1/usr/share/texmf/tex/latex/amslatex/amsgen.sty
File: amsgen 1996/10/29 v1.2b
\@emptytoks=\toks15
\ex@=\dimen105
))
(/hdc1/usr/share/texmf/tex/latex/amslatex/amsbsy.sty
Package: amsbsy 1996/10/28 v1.2b
\pmbraise@=\dimen106
)
(/hdc1/usr/share/texmf/tex/latex/amslatex/amsopn.sty
Package: amsopn 1996/10/28 v1.2b operator names
)
LaTeX Info: Redefining \frac on input line 188.
\uproot@=\count79
\leftroot@=\count80
\classnum@=\count81
\DOTSCASE@=\count82
LaTeX Info: Redefining \dots on input line 335.
LaTeX Info: Redefining \ldots on input line 418.
LaTeX Info: Redefining \cdots on input line 422.
\Mathstrutbox@=\box26
\strutbox@=\box27
\big@size=\dimen107
LaTeX Font Info: Redeclaring font encoding OML on input line 500.
LaTeX Font Info: Redeclaring font encoding OMS on input line 501.
\skewcharcount@=\count83
\familycount@=\count84
\pointcount@=\count85
\accentdimen@=\dimen108
\accentmu@=\count86
\minaw@=\dimen109
\c@MaxMatrixCols=\count87
\dotsspace@=\muskip10
\c@parentequation=\count88
\dspbrk@lvl=\count89
\tag@help=\toks16
\row@=\count90
\column@=\count91
\maxfields@=\count92
\andhelp@=\toks17
\eqnshift@=\dimen110
\alignsep@=\dimen111
\tagshift@=\dimen112
\tagwidth@=\dimen113
\totwidth@=\dimen114
\lineht@=\dimen115
\@envbody=\toks18
\multlinegap=\skip43
\multlinetaggap=\skip44
)
LaTeX Font Info: Try loading font information for U+msa on input line 370.
 
(/hdc1/usr/share/texmf/tex/latex/amsfonts/umsa.fd
File: umsa.fd 1995/01/05 v2.2e AMS font definitions
)
(/hdc1/usr/share/texmf/tex/latex/amsfonts/amsfonts.sty
Package: amsfonts 1997/09/17 v2.2e
\symAMSa=\mathgroup4
\symAMSb=\mathgroup5
LaTeX Font Info: Overwriting math alphabet `\mathfrak' in version `bold'
(Font) U/euf/m/n --> U/euf/b/n on input line 133.
)
\abstractbox=\box28
\listisep=\skip45
\c@part=\count93
\c@chapter=\count94
\c@section=\count95
\c@subsection=\count96
\c@subsubsection=\count97
\c@paragraph=\count98
\c@figure=\count99
\c@table=\count100
\abovecaptionskip=\skip46
\belowcaptionskip=\skip47
\captionindent=\dimen116
 
(/hdc1/usr/share/texmf/tex/latex/amslatex/amsthm.sty
Package: amsthm 1996/10/24 v1.2d
\thm@style=\toks19
\thm@bodyfont=\toks20
\thm@headfont=\toks21
\thm@notefont=\toks22
\thm@headpunct=\toks23
\thm@preskip=\skip48
\thm@postskip=\skip49
))
(/hdc1/usr/share/texmf/tex/latex/base/fontenc.sty
Package: fontenc 1999/02/24 v1.9t Standard LaTeX package
 
(/hdc1/usr/share/texmf/tex/latex/base/t1enc.def
File: t1enc.def 1999/02/24 v1.9t Standard LaTeX file
LaTeX Font Info: Redeclaring font encoding T1 on input line 25.
))
(/hdc1/usr/share/texmf/tex/latex/fancyhdr/fancyhdr.sty
\headwidth=\dimen117
)
(/hdc1/usr/share/texmf/tex/latex/graphics/color.sty
Package: color 1999/02/16 v1.0i Standard LaTeX Color (DPC)
 
(/hdc1/usr/share/texmf/tex/latex/config/color.cfg)
Package color Info: Driver file: dvips.def on input line 125.
 
(/hdc1/usr/share/texmf/tex/latex/graphics/dvips.def
File: dvips.def 1999/02/16 v3.0i Driver-dependant file (DPC,SPQR)
)
(/hdc1/usr/share/texmf/tex/latex/graphics/dvipsnam.def
File: dvipsnam.def 1999/02/16 v3.0i Driver-dependant file (DPC,SPQR)
))
\c@thm=\count101
 
(/hdc1/usr/share/texmf/tex/latex/base/fontenc.sty
Package: fontenc 1999/02/24 v1.9t Standard LaTeX package
 
(/hdc1/usr/share/texmf/tex/latex/base/t1enc.def
File: t1enc.def 1999/02/24 v1.9t Standard LaTeX file
LaTeX Font Info: Redeclaring font encoding T1 on input line 25.
)
(/hdc1/usr/share/texmf/tex/latex/base/t1enc.def
File: t1enc.def 1999/02/24 v1.9t Standard LaTeX file
LaTeX Font Info: Redeclaring font encoding T1 on input line 25.
))
(/hdc1/usr/share/texmf/tex/latex/misc/a4wide.sty
Package: a4wide 1994/08/30
 
(/hdc1/usr/share/texmf/tex/latex/ntgclass/a4.sty
Package: a4 1999/03/03 v1.2f A4 based page layout
))
(/hdc1/usr/share/texmf/tex/latex/base/fontenc.sty
Package: fontenc 1999/02/24 v1.9t Standard LaTeX package
 
(/hdc1/usr/share/texmf/tex/latex/base/t1enc.def
File: t1enc.def 1999/02/24 v1.9t Standard LaTeX file
LaTeX Font Info: Redeclaring font encoding T1 on input line 25.
)
(/hdc1/usr/share/texmf/tex/latex/base/t1enc.def
File: t1enc.def 1999/02/24 v1.9t Standard LaTeX file
LaTeX Font Info: Redeclaring font encoding T1 on input line 25.
)
(/hdc1/usr/share/texmf/tex/latex/base/t1enc.def
File: t1enc.def 1999/02/24 v1.9t Standard LaTeX file
LaTeX Font Info: Redeclaring font encoding T1 on input line 25.
))
(/hdc1/usr/share/texmf/tex/latex/misc/geometry.sty
Package: geometry 1998/04/08 v2.0a Page Geometry
 
(/hdc1/usr/share/texmf/tex/latex/graphics/keyval.sty
Package: keyval 1999/03/16 v1.13 key=value parser (DPC)
\KV@toks@=\toks24
)
\geom@cnth=\count102
\geom@cntv=\count103
 
(/hdc1/usr/share/texmf/tex/latex/config/geometry.cfg))
(/hdc1/usr/share/texmf/tex/latex/base/fontenc.sty
Package: fontenc 1999/02/24 v1.9t Standard LaTeX package
 
(/hdc1/usr/share/texmf/tex/latex/base/t1enc.def
File: t1enc.def 1999/02/24 v1.9t Standard LaTeX file
LaTeX Font Info: Redeclaring font encoding T1 on input line 25.
)
(/hdc1/usr/share/texmf/tex/latex/base/t1enc.def
File: t1enc.def 1999/02/24 v1.9t Standard LaTeX file
LaTeX Font Info: Redeclaring font encoding T1 on input line 25.
)
(/hdc1/usr/share/texmf/tex/latex/base/t1enc.def
File: t1enc.def 1999/02/24 v1.9t Standard LaTeX file
LaTeX Font Info: Redeclaring font encoding T1 on input line 25.
)
(/hdc1/usr/share/texmf/tex/latex/base/t1enc.def
File: t1enc.def 1999/02/24 v1.9t Standard LaTeX file
LaTeX Font Info: Redeclaring font encoding T1 on input line 25.
))
(/hdc1/usr/share/texmf/tex/latex/base/fontenc.sty
Package: fontenc 1999/02/24 v1.9t Standard LaTeX package
 
(/hdc1/usr/share/texmf/tex/latex/base/t1enc.def
File: t1enc.def 1999/02/24 v1.9t Standard LaTeX file
LaTeX Font Info: Redeclaring font encoding T1 on input line 25.
)
(/hdc1/usr/share/texmf/tex/latex/base/t1enc.def
File: t1enc.def 1999/02/24 v1.9t Standard LaTeX file
LaTeX Font Info: Redeclaring font encoding T1 on input line 25.
)
(/hdc1/usr/share/texmf/tex/latex/base/t1enc.def
File: t1enc.def 1999/02/24 v1.9t Standard LaTeX file
LaTeX Font Info: Redeclaring font encoding T1 on input line 25.
)
(/hdc1/usr/share/texmf/tex/latex/base/t1enc.def
File: t1enc.def 1999/02/24 v1.9t Standard LaTeX file
LaTeX Font Info: Redeclaring font encoding T1 on input line 25.
)
(/hdc1/usr/share/texmf/tex/latex/base/t1enc.def
File: t1enc.def 1999/02/24 v1.9t Standard LaTeX file
LaTeX Font Info: Redeclaring font encoding T1 on input line 25.
))
No file isa.aux.
\openout1 = `isa.aux'.
 
LaTeX Font Info: Checking defaults for OML/cmm/m/it on input line 61.
LaTeX Font Info: ... okay on input line 61.
LaTeX Font Info: Checking defaults for T1/cmr/m/n on input line 61.
LaTeX Font Info: ... okay on input line 61.
LaTeX Font Info: Checking defaults for OT1/cmr/m/n on input line 61.
LaTeX Font Info: ... okay on input line 61.
LaTeX Font Info: Checking defaults for OMS/cmsy/m/n on input line 61.
LaTeX Font Info: ... okay on input line 61.
LaTeX Font Info: Checking defaults for OMX/cmex/m/n on input line 61.
LaTeX Font Info: ... okay on input line 61.
LaTeX Font Info: Checking defaults for U/cmr/m/n on input line 61.
LaTeX Font Info: ... okay on input line 61.
(/hdc1/usr/share/texmf/tex/latex/misc/pslatex.sty
Package: pslatex 1996/07/24 v1.2 pslatex emulation (DPC)
LaTeX Font Info: Redeclaring symbol font `operators' on input line 65.
LaTeX Font Info: Overwriting symbol font `operators' in version `normal'
(Font) OT1/cmr/m/n --> OT1/ptmcm/m/n on input line 65.
LaTeX Font Info: Overwriting symbol font `operators' in version `bold'
(Font) OT1/cmr/bx/n --> OT1/ptmcm/m/n on input line 65.
LaTeX Font Info: Redeclaring symbol font `letters' on input line 66.
LaTeX Font Info: Overwriting symbol font `letters' in version `normal'
(Font) OML/cmm/m/it --> OML/ptmcm/m/it on input line 66.
LaTeX Font Info: Overwriting symbol font `letters' in version `bold'
(Font) OML/cmm/b/it --> OML/ptmcm/m/it on input line 66.
LaTeX Font Info: Redeclaring symbol font `symbols' on input line 67.
LaTeX Font Info: Overwriting symbol font `symbols' in version `normal'
(Font) OMS/cmsy/m/n --> OMS/pzccm/m/n on input line 67.
LaTeX Font Info: Overwriting symbol font `symbols' in version `bold'
(Font) OMS/cmsy/b/n --> OMS/pzccm/m/n on input line 67.
LaTeX Font Info: Redeclaring symbol font `largesymbols' on input line 68.
LaTeX Font Info: Overwriting symbol font `largesymbols' in version `normal'
(Font) OMX/cmex/m/n --> OMX/psycm/m/n on input line 68.
LaTeX Font Info: Overwriting symbol font `largesymbols' in version `bold'
(Font) OMX/cmex/m/n --> OMX/psycm/m/n on input line 68.
\symbold=\mathgroup6
\symitalic=\mathgroup7
LaTeX Font Info: Redeclaring math alphabet \mathbf on input line 74.
LaTeX Font Info: Overwriting math alphabet `\mathbf' in version `normal'
(Font) OT1/cmr/bx/n --> OT1/ptm/bx/n on input line 74.
LaTeX Font Info: Overwriting math alphabet `\mathbf' in version `bold'
(Font) OT1/cmr/bx/n --> OT1/ptm/bx/n on input line 74.
LaTeX Font Info: Redeclaring math alphabet \mathit on input line 75.
LaTeX Font Info: Overwriting math alphabet `\mathit' in version `normal'
(Font) OT1/cmr/m/it --> OT1/ptm/m/it on input line 75.
LaTeX Font Info: Overwriting math alphabet `\mathit' in version `bold'
(Font) OT1/cmr/bx/it --> OT1/ptm/m/it on input line 75.
)
LaTeX Font Info: Try loading font information for OT1+ptmcm on input line 61
.
 
(/hdc1/usr/share/texmf/tex/latex/mathptm/ot1ptmcm.fd
File: ot1ptmcm.fd 1998/07/01 Fontinst v1.800 font definitions for OT1/ptmcm.
)
LaTeX Font Info: Try loading font information for OML+ptmcm on input line 61
.
 
(/hdc1/usr/share/texmf/tex/latex/mathptm/omlptmcm.fd
File: omlptmcm.fd 1998/07/01 Fontinst v1.800 font definitions for OML/ptmcm.
)
LaTeX Font Info: Try loading font information for OMS+pzccm on input line 61
.
 
(/hdc1/usr/share/texmf/tex/latex/mathptm/omspzccm.fd
File: omspzccm.fd 1998/07/01 Fontinst v1.800 font definitions for OMS/pzccm.
)
LaTeX Font Info: Try loading font information for OMX+psycm on input line 61
.
 
(/hdc1/usr/share/texmf/tex/latex/mathptm/omxpsycm.fd
File: omxpsycm.fd 1998/07/01 Fontinst v1.800 font definitions for OMX/psycm.
)
LaTeX Font Info: Try loading font information for U+msa on input line 61.
 
(/hdc1/usr/share/texmf/tex/latex/amsfonts/umsa.fd
File: umsa.fd 1995/01/05 v2.2e AMS font definitions
)
LaTeX Font Info: Try loading font information for U+msb on input line 61.
 
(/hdc1/usr/share/texmf/tex/latex/amsfonts/umsb.fd
File: umsb.fd 1995/01/05 v2.2e AMS font definitions
)
LaTeX Font Info: Font shape `OT1/ptm/bx/n' in size <8> not available
(Font) Font shape `OT1/ptm/b/n' tried instead on input line 61.
LaTeX Font Info: Font shape `OT1/ptm/bx/n' in size <6> not available
(Font) Font shape `OT1/ptm/b/n' tried instead on input line 61.
LaTeX Font Info: Font shape `OT1/ptm/bx/n' in size <5> not available
(Font) Font shape `OT1/ptm/b/n' tried instead on input line 61.
 
----------------------- Geometry parameters
mode: a4paper
h-parts: 20mm, 483.69687pt, 20mm
v-parts: 42.25493pt, 0.9\paperheight , 42.25493pt (default)
----------------------- Page layout dimensions
\paperwidth 597.50787pt
\paperheight 845.04684pt
\textwidth 483.69687pt
\textheight 723.53699pt
\oddsidemargin -15.36449pt
\evensidemargin -15.36449pt
\topmargin -30.01506pt
\headheight 5.0pt
\headsep 14.0pt
\footskip 18.0pt
\hoffset 0.0pt
\voffset 0.0pt
(1in=72.27pt, 1cm=28.45pt)
-----------------------
LaTeX Font Info: Font shape `T1/ptm/bx/n' in size <10> not available
(Font) Font shape `T1/ptm/b/n' tried instead on input line 62.
[1]
LaTeX Font Info: Font shape `OT1/ptm/bx/n' in size <10> not available
(Font) Font shape `OT1/ptm/b/n' tried instead on input line 70.
LaTeX Font Info: Font shape `OT1/ptm/bx/n' in size <7.4> not available
(Font) Font shape `OT1/ptm/b/n' tried instead on input line 70.
LaTeX Font Info: Font shape `T1/ptm/bx/n' in size <9> not available
(Font) Font shape `T1/ptm/b/n' tried instead on input line 71.
LaTeX Font Info: Font shape `T1/ptm/bx/n' in size <17.28> not available
(Font) Font shape `T1/ptm/b/n' tried instead on input line 75.
LaTeX Font Info: Font shape `T1/ptm/bx/n' in size <14.4> not available
(Font) Font shape `T1/ptm/b/n' tried instead on input line 125.
 
Overfull \hbox (1.55411pt too wide) in paragraph at lines 134--134
[]\T1/pcr/m/n/10.95 The result of this instruction is always an illegal instruc
tion exception.
[]
 
 
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[2]
Overfull \hbox (29.47647pt too wide) in paragraph at lines 233--233
[]\T1/pcr/m/n/10.95 The immediate is shifted left two bits, sign-extended to 32
bits and then added
[]
 
 
Overfull \hbox (29.47647pt too wide) in paragraph at lines 233--233
\T1/pcr/m/n/10.95 to the address of the delay slot. The result is effective add
ress of the jump.
[]
 
 
Overfull \hbox (12.72305pt too wide) in paragraph at lines 233--233
\T1/pcr/m/n/10.95 The program unconditionally jumps to EA with a delay of one 3
2 bit or two 16
[]
 
 
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[3]
Overfull \hbox (29.47647pt too wide) in paragraph at lines 332--332
[]\T1/pcr/m/n/10.95 The immediate is shifted left two bits, sign-extended to 32
bits and then added
[]
 
 
Overfull \hbox (29.47647pt too wide) in paragraph at lines 332--332
\T1/pcr/m/n/10.95 to the address of the delay slot. The result is effective add
ress of the jump.
[]
 
 
Overfull \hbox (12.72305pt too wide) in paragraph at lines 332--332
\T1/pcr/m/n/10.95 The program unconditionally jumps to EA with a delay of one 3
2 bit or two 16
[]
 
 
Overfull \hbox (35.06094pt too wide) in paragraph at lines 332--332
\T1/pcr/m/n/10.95 bit instructions. The address of the instruction after the de
lay slot is placed
[]
 
 
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[4]
Overfull \hbox (29.47647pt too wide) in paragraph at lines 431--431
[]\T1/pcr/m/n/10.95 The immediate is shifted left two bits, sign-extended to 32
bits and then added
[]
 
 
Overfull \hbox (40.64542pt too wide) in paragraph at lines 431--431
\T1/pcr/m/n/10.95 to the address of the delay slot. The result is effective add
ress of the branch.
[]
 
 
Overfull \hbox (12.72305pt too wide) in paragraph at lines 431--431
\T1/pcr/m/n/10.95 If the compare flag is cleared, then the program branches to
EA with a delay
[]
 
 
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[5]
Overfull \hbox (29.47647pt too wide) in paragraph at lines 530--530
[]\T1/pcr/m/n/10.95 The immediate is shifted left two bits, sign-extended to 32
bits and then added
[]
 
 
Overfull \hbox (40.64542pt too wide) in paragraph at lines 530--530
\T1/pcr/m/n/10.95 to the address of the delay slot. The result is effective add
ress of the branch.
[]
 
 
Overfull \hbox (7.13858pt too wide) in paragraph at lines 530--530
\T1/pcr/m/n/10.95 If the compare flag is set, then the program branches to EA w
ith a delay of
[]
 
 
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[6]
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[7]
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[8]
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[9]
Overfull \hbox (18.30753pt too wide) in paragraph at lines 932--932
[]\T1/pcr/m/n/10.95 Offset is sign-extended and added to the contents of genera
l register rB. Sum
[]
 
 
Overfull \hbox (7.13858pt too wide) in paragraph at lines 932--932
\T1/pcr/m/n/10.95 represents effective address. The word in memory addressed by
EA is loaded
[]
 
 
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[10]
Overfull \hbox (18.30753pt too wide) in paragraph at lines 1037--1037
[]\T1/pcr/m/n/10.95 Offset is sign-extended and added to the contents of genera
l register rB. Sum
[]
 
 
Overfull \hbox (35.06094pt too wide) in paragraph at lines 1037--1037
\T1/pcr/m/n/10.95 represents effective address. The half word in memory address
ed by EA is loaded
[]
 
 
Overfull \hbox (35.06094pt too wide) in paragraph at lines 1037--1037
\T1/pcr/m/n/10.95 into the low-order 16 bits of general register rA. High-order
16 bits of general
[]
 
 
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[11]
Overfull \hbox (18.30753pt too wide) in paragraph at lines 1142--1142
[]\T1/pcr/m/n/10.95 Offset is sign-extended and added to the contents of genera
l register rB. Sum
[]
 
 
Overfull \hbox (35.06094pt too wide) in paragraph at lines 1142--1142
\T1/pcr/m/n/10.95 represents effective address. The half word in memory address
ed by EA is loaded
[]
 
 
Overfull \hbox (35.06094pt too wide) in paragraph at lines 1142--1142
\T1/pcr/m/n/10.95 into the low-order 16 bits of general register rA. High-order
16 bits of general
[]
 
 
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[12]
Overfull \hbox (18.30753pt too wide) in paragraph at lines 1247--1247
[]\T1/pcr/m/n/10.95 Offset is sign-extended and added to the contents of genera
l register rB. Sum
[]
 
 
Overfull \hbox (7.13858pt too wide) in paragraph at lines 1247--1247
\T1/pcr/m/n/10.95 represents effective address. The byte in memory addressed by
EA is loaded
[]
 
 
Overfull \hbox (7.13858pt too wide) in paragraph at lines 1247--1247
\T1/pcr/m/n/10.95 into the low-order eight bits of general register rA. High-or
der 24 bits of
[]
 
 
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[13]
Overfull \hbox (18.30753pt too wide) in paragraph at lines 1352--1352
[]\T1/pcr/m/n/10.95 Offset is sign-extended and added to the contents of genera
l register rB. Sum
[]
 
 
Overfull \hbox (7.13858pt too wide) in paragraph at lines 1352--1352
\T1/pcr/m/n/10.95 represents effective address. The byte in memory addressed by
EA is loaded
[]
 
 
Overfull \hbox (7.13858pt too wide) in paragraph at lines 1352--1352
\T1/pcr/m/n/10.95 into the low-order eight bits of general register rA. High-or
der 24 bits of
[]
 
 
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[14]
Overfull \hbox (18.30753pt too wide) in paragraph at lines 1457--1457
[]\T1/pcr/m/n/10.95 Offset is sign-extended and added to the contents of genera
l register rA. Sum
[]
 
 
Overfull \hbox (7.13858pt too wide) in paragraph at lines 1457--1457
\T1/pcr/m/n/10.95 represents effective address. The word in general register rB
is stored to
[]
 
 
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[15]
Overfull \hbox (18.30753pt too wide) in paragraph at lines 1562--1562
[]\T1/pcr/m/n/10.95 Offset is sign-extended and added to the contents of genera
l register rA. Sum
[]
 
 
Overfull \hbox (7.13858pt too wide) in paragraph at lines 1562--1562
\T1/pcr/m/n/10.95 represents effective address. The low-order 16 bits of genera
l register rB
[]
 
 
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[16]
Overfull \hbox (18.30753pt too wide) in paragraph at lines 1667--1667
[]\T1/pcr/m/n/10.95 Offset is sign-extended and added to the contents of genera
l register rA. Sum
[]
 
 
Overfull \hbox (1.55411pt too wide) in paragraph at lines 1667--1667
\T1/pcr/m/n/10.95 represents effective address. The low-order 8 bits of general
register rB
[]
 
 
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[17]
Overfull \hbox (1.55411pt too wide) in paragraph at lines 1772--1772
[]\T1/pcr/m/n/10.95 Immediate is signed-extended and added to the contents of g
eneral register
[]
 
 
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[18]
Overfull \hbox (40.64542pt too wide) in paragraph at lines 1877--1877
[]\T1/pcr/m/n/10.95 Immediate is signed-extended and subtracted from the conten
ts of general register
[]
 
 
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[19]
Overfull \hbox (29.47647pt too wide) in paragraph at lines 1980--1980
[]\T1/pcr/m/n/10.95 Immediate and the contents of general register rB are multi
plied and the result
[]
 
 
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[20]
Overfull \hbox (18.30753pt too wide) in paragraph at lines 2083--2083
[]\T1/pcr/m/n/10.95 Immediate is zero-extended and combined with the contents o
f general register
[]
 
 
Overfull \hbox (1.55411pt too wide) in paragraph at lines 2083--2083
\T1/pcr/m/n/10.95 rB in a bit-wise logical XOR operation. The result is placed
into general
[]
 
 
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[21]
Overfull \hbox (37.30948pt too wide) in paragraph at lines 2116--2124
[][]
[]
 
 
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[22]
Overfull \hbox (43.27058pt too wide) in paragraph at lines 2219--2227
[][]
[]
 
 
Overfull \hbox (1.55411pt too wide) in paragraph at lines 2289--2289
[]\T1/pcr/m/n/10.95 16 bit immediate is placed into high-order 16 bits of gener
al register rA.
[]
 
 
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[23]
Overfull \hbox (23.892pt too wide) in paragraph at lines 2396--2396
[]\T1/pcr/m/n/10.95 The contents of general register rC is subtracted from the
contents of general
[]
 
 
Overfull \hbox (7.13858pt too wide) in paragraph at lines 2396--2396
\T1/pcr/m/n/10.95 register rB to form the result. The result is placed into gen
eral register
[]
 
 
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[24]
Overfull \hbox (35.06094pt too wide) in paragraph at lines 2505--2505
[]\T1/pcr/m/n/10.95 Immediate is combined with low-order 5 bits of general regi
ster rC in a bit-wise
[]
 
 
Overfull \hbox (7.13858pt too wide) in paragraph at lines 2505--2505
\T1/pcr/m/n/10.95 logical OR operation. The result specifies the number of bit
positions the
[]
 
 
Overfull \hbox (1.55411pt too wide) in paragraph at lines 2505--2505
\T1/pcr/m/n/10.95 contents of general register rB are shifted left, inserting z
eros into the
[]
 
 
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[25]
Overfull \hbox (35.06094pt too wide) in paragraph at lines 2614--2614
[]\T1/pcr/m/n/10.95 Immediate is combined with low-order 5 bits of general regi
ster rC in a bit-wise
[]
 
 
Overfull \hbox (7.13858pt too wide) in paragraph at lines 2614--2614
\T1/pcr/m/n/10.95 logical OR operation. The result specifies the number of bit
positions the
[]
 
 
Overfull \hbox (35.06094pt too wide) in paragraph at lines 2614--2614
\T1/pcr/m/n/10.95 contents of general register rB are shifted right, sign-exten
ding the high-order
[]
 
 
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[26]
Overfull \hbox (35.06094pt too wide) in paragraph at lines 2723--2723
[]\T1/pcr/m/n/10.95 Immediate is combined with low-order 5 bits of general regi
ster rC in a bit-wise
[]
 
 
Overfull \hbox (7.13858pt too wide) in paragraph at lines 2723--2723
\T1/pcr/m/n/10.95 logical OR operation. The result specifies the number of bit
positions the
[]
 
 
Overfull \hbox (7.13858pt too wide) in paragraph at lines 2723--2723
\T1/pcr/m/n/10.95 contents of general register rB are shifted right, inserting
zeros into the
[]
 
 
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[27]
Overfull \hbox (18.30753pt too wide) in paragraph at lines 2830--2830
[]\T1/pcr/m/n/10.95 The contents of general register rB are combined with the c
ontents of general
[]
 
 
Overfull \hbox (7.13858pt too wide) in paragraph at lines 2830--2830
\T1/pcr/m/n/10.95 register rC in a bit-wise logical AND operation. The result i
s placed into
[]
 
 
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[28]
Overfull \hbox (18.30753pt too wide) in paragraph at lines 2937--2937
[]\T1/pcr/m/n/10.95 The contents of general register rB are combined with the c
ontents of general
[]
 
 
Overfull \hbox (1.55411pt too wide) in paragraph at lines 2937--2937
\T1/pcr/m/n/10.95 register rC in a bit-wise logical OR operation. The result is
placed into
[]
 
 
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[29]
Overfull \hbox (18.30753pt too wide) in paragraph at lines 3044--3044
[]\T1/pcr/m/n/10.95 The contents of general register rB are combined with the c
ontents of general
[]
 
 
Overfull \hbox (7.13858pt too wide) in paragraph at lines 3044--3044
\T1/pcr/m/n/10.95 register rC in a bit-wise logical XOR operation. The result i
s placed into
[]
 
 
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[30]
Overfull \hbox (7.13858pt too wide) in paragraph at lines 3151--3151
[]\T1/pcr/m/n/10.95 The contents of general register rB and the contents of gen
eral register rC
[]
 
 
Overfull \hbox (18.30753pt too wide) in paragraph at lines 3151--3151
\T1/pcr/m/n/10.95 are multiplied and the result is truncated to 32 bits and pla
ced into general
[]
 
 
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[31]
Overfull \hbox (7.13858pt too wide) in paragraph at lines 3258--3258
[]\T1/pcr/m/n/10.95 The contents of general register rB and the contents of gen
eral register rC
[]
 
 
Overfull \hbox (18.30753pt too wide) in paragraph at lines 3258--3258
\T1/pcr/m/n/10.95 are multiplied and the result is truncated to 32 bits and pla
ced into general
[]
 
 
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[32]
Overfull \hbox (1.55411pt too wide) in paragraph at lines 3365--3365
[]\T1/pcr/m/n/10.95 The contents of general register rB are divided by the cont
ents of general
[]
 
 
Overfull \hbox (12.72305pt too wide) in paragraph at lines 3365--3365
\T1/pcr/m/n/10.95 register rC and the result is placed into general register rA
. Both operands
[]
 
 
Overfull \hbox (1.55411pt too wide) in paragraph at lines 3365--3365
\T1/pcr/m/n/10.95 are treated as signed integers. A divisor flag is set when th
e divisor is
[]
 
 
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[33]
Overfull \hbox (1.55411pt too wide) in paragraph at lines 3472--3472
[]\T1/pcr/m/n/10.95 The contents of general register rB are divided by the cont
ents of general
[]
 
 
Overfull \hbox (12.72305pt too wide) in paragraph at lines 3472--3472
\T1/pcr/m/n/10.95 register rC and the result is placed into general register rA
. Both operands
[]
 
 
Overfull \hbox (12.72305pt too wide) in paragraph at lines 3472--3472
\T1/pcr/m/n/10.95 are treated as unsigned integers. A divisor flag is set when
the divisor is
[]
 
 
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[34]
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[35]
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[36]
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[37]
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[38]
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[39]
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[40]
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[41]
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[42]
Overfull \hbox (7.13858pt too wide) in paragraph at lines 4397--4397
[]\T1/pcr/m/n/10.95 The contents of general register rA and the contents of gen
eral register rB
[]
 
 
Overfull \hbox (12.72305pt too wide) in paragraph at lines 4397--4397
\T1/pcr/m/n/10.95 are compared. If the two registers are equal, then the compar
e flag is set;
[]
 
 
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[43]
Overfull \hbox (7.13858pt too wide) in paragraph at lines 4482--4482
[]\T1/pcr/m/n/10.95 The contents of general register rA and the contents of gen
eral register rB
[]
 
 
Overfull \hbox (7.13858pt too wide) in paragraph at lines 4482--4482
\T1/pcr/m/n/10.95 are compared. If the two registers are not equal, then the co
mpare flag is
[]
 
 
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[44]
Overfull \hbox (7.13858pt too wide) in paragraph at lines 4567--4567
[]\T1/pcr/m/n/10.95 The contents of general register rA and the contents of gen
eral register rB
[]
 
 
Overfull \hbox (7.13858pt too wide) in paragraph at lines 4567--4567
\T1/pcr/m/n/10.95 are compared as signed integers. If the contents of the first
register are
[]
 
 
Overfull \hbox (1.55411pt too wide) in paragraph at lines 4567--4567
\T1/pcr/m/n/10.95 greater than the contents of the second register, then the co
mpare flag is
[]
 
 
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[45]
Overfull \hbox (7.13858pt too wide) in paragraph at lines 4652--4652
[]\T1/pcr/m/n/10.95 The contents of general register rA and the contents of gen
eral register rB
[]
 
 
Overfull \hbox (7.13858pt too wide) in paragraph at lines 4652--4652
\T1/pcr/m/n/10.95 are compared as signed integers. If the contents of the first
register are
[]
 
 
Overfull \hbox (7.13858pt too wide) in paragraph at lines 4652--4652
\T1/pcr/m/n/10.95 greater or equal than the contents of the second register, th
en the compare
[]
 
 
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[46]
Overfull \hbox (7.13858pt too wide) in paragraph at lines 4737--4737
[]\T1/pcr/m/n/10.95 The contents of general register rA and the contents of gen
eral register rB
[]
 
 
Overfull \hbox (7.13858pt too wide) in paragraph at lines 4737--4737
\T1/pcr/m/n/10.95 are compared as signed integers. If the contents of the first
register are
[]
 
 
Overfull \hbox (12.72305pt too wide) in paragraph at lines 4737--4737
\T1/pcr/m/n/10.95 less than the contents of the second register, then the compa
re flag is set;
[]
 
 
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[47]
Overfull \hbox (7.13858pt too wide) in paragraph at lines 4822--4822
[]\T1/pcr/m/n/10.95 The contents of general register rA and the contents of gen
eral register rB
[]
 
 
Overfull \hbox (7.13858pt too wide) in paragraph at lines 4822--4822
\T1/pcr/m/n/10.95 are compared as signed integers. If the contents of the first
register are
[]
 
 
Overfull \hbox (18.30753pt too wide) in paragraph at lines 4822--4822
\T1/pcr/m/n/10.95 less or equal than the contents of the second register, then
the compare flag
[]
 
 
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[48]
Overfull \hbox (7.13858pt too wide) in paragraph at lines 4907--4907
[]\T1/pcr/m/n/10.95 The contents of general register rA and the contents of gen
eral register rB
[]
 
 
Overfull \hbox (18.30753pt too wide) in paragraph at lines 4907--4907
\T1/pcr/m/n/10.95 are compared as unsigned integers. If the contents of the fir
st register are
[]
 
 
Overfull \hbox (1.55411pt too wide) in paragraph at lines 4907--4907
\T1/pcr/m/n/10.95 greater than the contents of the second register, then the co
mpare flag is
[]
 
 
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[49]
Overfull \hbox (9.21269pt too wide) in paragraph at lines 4940--4948
[][]
[]
 
 
Overfull \hbox (7.13858pt too wide) in paragraph at lines 4992--4992
[]\T1/pcr/m/n/10.95 The contents of general register rA and the contents of gen
eral register rB
[]
 
 
Overfull \hbox (18.30753pt too wide) in paragraph at lines 4992--4992
\T1/pcr/m/n/10.95 are compared as unsigned integers. If the contents of the fir
st register are
[]
 
 
Overfull \hbox (7.13858pt too wide) in paragraph at lines 4992--4992
\T1/pcr/m/n/10.95 greater or equal than the contents of the second register, th
en the compare
[]
 
 
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[50]
Overfull \hbox (7.13858pt too wide) in paragraph at lines 5077--5077
[]\T1/pcr/m/n/10.95 The contents of general register rA and the contents of gen
eral register rB
[]
 
 
Overfull \hbox (18.30753pt too wide) in paragraph at lines 5077--5077
\T1/pcr/m/n/10.95 are compared as unsigned integers. If the contents of the fir
st register are
[]
 
 
Overfull \hbox (12.72305pt too wide) in paragraph at lines 5077--5077
\T1/pcr/m/n/10.95 less than the contents of the second register, then the compa
re flag is set;
[]
 
 
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[51]
Overfull \hbox (7.13858pt too wide) in paragraph at lines 5162--5162
[]\T1/pcr/m/n/10.95 The contents of general register rA and the contents of gen
eral register rB
[]
 
 
Overfull \hbox (18.30753pt too wide) in paragraph at lines 5162--5162
\T1/pcr/m/n/10.95 are compared as unsigned integers. If the contents of the fir
st register are
[]
 
 
Overfull \hbox (18.30753pt too wide) in paragraph at lines 5162--5162
\T1/pcr/m/n/10.95 less or equal than the contents of the second register, then
the compare flag
[]
 
 
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[52]
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[53]
Overfull \hbox (40.64542pt too wide) in paragraph at lines 5334--5334
[]\T1/pcr/m/n/10.95 Bit 15 of general register rA is placed in high-order 16 bi
ts of general register
[]
 
 
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[54]
Overfull \hbox (1.55411pt too wide) in paragraph at lines 5421--5421
[]\T1/pcr/m/n/10.95 Zero is placed in high-order 16 bits of general register rA
. The low-order
[]
 
 
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[55]
Overfull \hbox (35.06094pt too wide) in paragraph at lines 5508--5508
[]\T1/pcr/m/n/10.95 Bit 7 of general register rA is placed in high-order 24 bit
s of general register
[]
 
 
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[56]
Overfull \hbox (1.55411pt too wide) in paragraph at lines 5595--5595
[]\T1/pcr/m/n/10.95 Zero is placed in high-order 24 bits of general register rA
. The low-order
[]
 
 
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[57]
Overfull \hbox (23.892pt too wide) in paragraph at lines 5680--5680
[]\T1/pcr/m/n/10.95 This instruction does not do anything except it takes at le
ast one clock cycle
[]
 
 
Overfull \hbox (62.9833pt too wide) in paragraph at lines 5680--5680
\T1/pcr/m/n/10.95 to complete. It is usually used to fill gaps between 16 bit a
nd 32 bit instructions.
[]
 
 
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[58]
Overfull \hbox (1.55411pt too wide) in paragraph at lines 5767--5767
[]\T1/pcr/m/n/10.95 The contents of general register rA is effective address of
the jump. The
[]
 
 
Overfull \hbox (12.72305pt too wide) in paragraph at lines 5767--5767
\T1/pcr/m/n/10.95 program unconditionally jumps to EA with a delay of one 32 bi
t or two 16 bit
[]
 
 
Overfull \hbox (12.72305pt too wide) in paragraph at lines 5767--5767
\T1/pcr/m/n/10.95 instructions. The address of the instruction after the delay
slot is placed
[]
 
 
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[59]
Overfull \hbox (18.30753pt too wide) in paragraph at lines 5854--5854
[]\T1/pcr/m/n/10.95 Offset is sign-extended and added to the contents of genera
l register rB. Sum
[]
 
 
Overfull \hbox (7.13858pt too wide) in paragraph at lines 5854--5854
\T1/pcr/m/n/10.95 represents effective address. The word in memory addressed by
EA is loaded
[]
 
 
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[60]
Overfull \hbox (18.30753pt too wide) in paragraph at lines 5941--5941
[]\T1/pcr/m/n/10.95 Offset is sign-extended and added to the contents of genera
l register rA. Sum
[]
 
 
Overfull \hbox (7.13858pt too wide) in paragraph at lines 5941--5941
\T1/pcr/m/n/10.95 represents effective address. The word in general register rB
is stored to
[]
 
 
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[61]
Overfull \hbox (35.06094pt too wide) in paragraph at lines 6028--6028
[]\T1/pcr/m/n/10.95 The contents of general register rC is added to the content
s of general register
[]
 
 
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[62]
Overfull \hbox (12.72305pt too wide) in paragraph at lines 6115--6115
[]\T1/pcr/m/n/10.95 8 bit immediate is sign-extended to 32 bits and placed into
general register
[]
 
 
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[63]
Overfull \hbox (29.47647pt too wide) in paragraph at lines 6198--6198
[]\T1/pcr/m/n/10.95 The immediate is shifted left two bits, sign-extended to 32
bits and then added
[]
 
 
Overfull \hbox (29.47647pt too wide) in paragraph at lines 6198--6198
\T1/pcr/m/n/10.95 to the address of the delay slot. The result is effective add
ress of the jump.
[]
 
 
Overfull \hbox (12.72305pt too wide) in paragraph at lines 6198--6198
\T1/pcr/m/n/10.95 The program unconditionally jumps to EA with a delay of one 3
2 bit or two 16
[]
 
 
Overfull \hbox (35.06094pt too wide) in paragraph at lines 6198--6198
\T1/pcr/m/n/10.95 bit instructions. The address of the instruction after the de
lay slot is placed
[]
 
 
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[64]
Overfull \hbox (29.47647pt too wide) in paragraph at lines 6281--6281
[]\T1/pcr/m/n/10.95 The immediate is shifted left two bits, sign-extended to 32
bits and then added
[]
 
 
Overfull \hbox (40.64542pt too wide) in paragraph at lines 6281--6281
\T1/pcr/m/n/10.95 to the address of the delay slot. The result is effective add
ress of the branch.
[]
 
 
Overfull \hbox (12.72305pt too wide) in paragraph at lines 6281--6281
\T1/pcr/m/n/10.95 If the compare flag is cleared, then the program branches to
EA with a delay
[]
 
 
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[65]
Overfull \hbox (29.47647pt too wide) in paragraph at lines 6364--6364
[]\T1/pcr/m/n/10.95 The immediate is shifted left two bits, sign-extended to 32
bits and then added
[]
 
 
Overfull \hbox (40.64542pt too wide) in paragraph at lines 6364--6364
\T1/pcr/m/n/10.95 to the address of the delay slot. The result is effective add
ress of the branch.
[]
 
 
Overfull \hbox (7.13858pt too wide) in paragraph at lines 6364--6364
\T1/pcr/m/n/10.95 If the compare flag is set, then the program branches to EA w
ith a delay of
[]
 
 
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[66]
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[67]
! Extra alignment tab has been changed to \cr.
<recently read> \endtemplate
l.6513 &
?
 
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[68]
! Extra alignment tab has been changed to \cr.
<recently read> \endtemplate
l.6609 &
?
! Extra alignment tab has been changed to \cr.
<recently read> \endtemplate
l.6624 &
?
 
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[69]
Overfull \hbox (18.30753pt too wide) in paragraph at lines 6732--6732
[]\T1/pcr/m/n/10.95 Immediate carries static scheduling information about instr
uction scheduling.
[]
 
 
Overfull \vbox (7.0pt too high) has occurred while \output is active []
 
[70]
(isa.aux)
 
LaTeX Warning: Label(s) may have changed. Rerun to get cross-references right.
 
)
Here is how much of TeX's memory you used:
2215 strings out of 10901
25482 string characters out of 72889
71586 words of memory out of 263001
4982 multiletter control sequences out of 10000+0
38804 words of font info for 68 fonts, out of 400000 for 1000
175 hyphenation exceptions out of 1000
34i,11n,40p,564b,370s stack positions out of 300i,100n,500p,50000b,4000s
 
Output written on isa.dvi (70 pages, 139184 bytes).
/trunk/gen_or1k_isa/tmp/isa.dvi Cannot display: file marked as a binary type. svn:mime-type = application/octet-stream
trunk/gen_or1k_isa/tmp/isa.dvi Property changes : Added: svn:mime-type ## -0,0 +1 ## +application/octet-stream \ No newline at end of property Index: trunk/gen_or1k_isa/gen_or1k_isa =================================================================== Cannot display: file marked as a binary type. svn:mime-type = application/octet-stream Index: trunk/gen_or1k_isa/gen_or1k_isa =================================================================== --- trunk/gen_or1k_isa/gen_or1k_isa (nonexistent) +++ trunk/gen_or1k_isa/gen_or1k_isa (revision 14)
trunk/gen_or1k_isa/gen_or1k_isa Property changes : Added: svn:mime-type ## -0,0 +1 ## +application/octet-stream \ No newline at end of property Index: trunk/gen_or1k_isa/sources/gen_or1k_isa.c =================================================================== --- trunk/gen_or1k_isa/sources/gen_or1k_isa.c (nonexistent) +++ trunk/gen_or1k_isa/sources/gen_or1k_isa.c (revision 14) @@ -0,0 +1,296 @@ + +#include + +#define NO_RELOC 20 +#define RELOC_32 1 +#define RELOC_8 2 +#define RELOC_CONST 3 +#define RELOC_CONSTH 4 + +#include "or1.h" +#include "or1k_isadesc.h" + +/* types of data in encoding field. */ +typedef enum { opcode, reserved, operand } encfld_types; + +/* encoding transformed for TeX output */ +struct { + int bitpos[33]; + int fldcnt; + int insn_size; + struct { + encfld_types type; + int value; + int bitsize; + } field[50]; +} decoded; + +void print_encoding() +{ + int i, j; + + printf("\\vspace{10mm}\n"); + printf("{\\centering \\begin{tabular}{"); + + /* organization of the table */ + for(i = 1; i <= decoded.fldcnt; i++) { + printf("|"); + for(j = 0; j < decoded.field[i].bitsize; j++) + printf("c"); + } + printf("|}\n\\hline\n"); + + /* print first row of the table */ + for(i = decoded.insn_size - 1; i > 0; i--) + if (decoded.bitpos[i]) + printf("%d&\n", i); + else + printf("&\n"); + printf("0\\\\\n\\hline\n"); + + /* print second row of the table */ + for(i = 1; i <= decoded.fldcnt; i++) { + if (decoded.field[i].type == opcode) { + printf("\\multicolumn{%d}{", decoded.field[i].bitsize); + printf("%s", (i == 1 ? "|":"")); + printf("c|}{opcode 0x%x}", decoded.field[i].value); + } else if (decoded.field[i].type == operand) { + printf("\\multicolumn{%d}{", decoded.field[i].bitsize); + printf("%s", (i == 1 ? "|":"")); + printf("c|}{%c}", decoded.field[i].value); + } else if (decoded.field[i].type == reserved) { + printf("\\multicolumn{%d}{", decoded.field[i].bitsize); + printf("%s", (i == 1 ? "|":"")); + printf("c|}{reserved}", decoded.field[i].value); + } + if (i == decoded.fldcnt) + printf("\\\\\n"); + else + printf("&\n"); + } + printf("\n\\hline\n"); + + /* print third row of the table */ + for(i = 1; i < decoded.fldcnt; i++) { + printf("\\multicolumn{%d}", decoded.field[i].bitsize); + printf("{%sc|}{%d bits}&\n", (i == 1 ? "|":""), decoded.field[i].bitsize); + } + printf("\\multicolumn{%d}", decoded.field[i].bitsize); + printf("{%sc|}{%d bits}\\\\\n", (i == 1 ? "|":""), decoded.field[i].bitsize); + printf("\n\\hline\n"); + printf("\\end{tabular}\\par}\n"); + +} + +void decode(struct or1_opcode *insn) +{ + int opc_pos = 0; + char *enc; + encfld_types last; + char lastoperand; + int tmp; + + if (!insn) { + printf("internal error: insn pointer NULL\n"); + return; + } + + memset(&decoded, 0, sizeof(decoded)); + + if ((insn->name[0] == 'h') && (insn->name[1] == '.')) + decoded.insn_size = opc_pos = 16; + else + decoded.insn_size = opc_pos = 32; + + last = -1; + + for (enc = insn->encoding; *enc != '\0'; ) + if ((*enc == '0') && (*(enc+1) == 'x')) { + int tmp = strtol(enc, NULL, 16); + if (last != opcode) { + decoded.bitpos[opc_pos] = 1; + decoded.bitpos[opc_pos - 1] = 1; + decoded.field[++decoded.fldcnt].type = opcode; + } + decoded.field[decoded.fldcnt].value <<= 4; + decoded.field[decoded.fldcnt].value += tmp; + decoded.field[decoded.fldcnt].bitsize += 4; + opc_pos -= 4; + enc += 3; + last = opcode; + } + else if (*enc == '0') { + if (last != opcode) { + decoded.bitpos[opc_pos] = 1; + decoded.bitpos[opc_pos - 1] = 1; + decoded.field[++decoded.fldcnt].type = opcode; + } + decoded.field[decoded.fldcnt].value <<= 1; + decoded.field[decoded.fldcnt].bitsize += 1; + opc_pos--; + enc++; + last = opcode; + } + else if (*enc == '-') { + if (last != reserved) { + decoded.bitpos[opc_pos] = 1; + decoded.bitpos[opc_pos - 1] = 1; + decoded.field[++decoded.fldcnt].type = reserved; + } + decoded.field[decoded.fldcnt].value <<= 1; + decoded.field[decoded.fldcnt].bitsize += 1; + opc_pos--; + enc++; + last = reserved; + } + else if (*enc == '1') { + if (last != opcode) { + decoded.bitpos[opc_pos] = 1; + decoded.bitpos[opc_pos - 1] = 1; + decoded.field[++decoded.fldcnt].type = opcode; + } + decoded.field[decoded.fldcnt].value <<= 1; + decoded.field[decoded.fldcnt].value += 1; + decoded.field[decoded.fldcnt].bitsize += 1; + opc_pos--; + enc++; + last = opcode; + } + else if (isalpha(*enc)) { + if ((last != operand) || (lastoperand != *enc)) { + decoded.bitpos[opc_pos] = 1; + decoded.bitpos[opc_pos - 1] = 1; + decoded.field[++decoded.fldcnt].type = operand; + } + decoded.field[decoded.fldcnt].value = *enc; + decoded.field[decoded.fldcnt].bitsize += 1; + opc_pos--; + lastoperand = *enc; + enc++; + last = operand; + } + else + enc++; +} + +void print_header(struct or1_opcode *insn, struct or1k_isa *info) +{ + printf("\n\n\\newpage\n"); + printf("\\vspace{10mm}\n"); + /* printf("\\section{Appendix A}\n"); */ + printf("\\lyxline{\\small}\\vspace{-1\\parskip}\n"); + printf("\\vspace{10mm}\n"); + printf("{\\raggedright \\begin{tabular}{ccc}\n"); + printf("\\textbf{\\textcolor{white}{\\small Left}}\\textcolor{white}{\\small }&\n"); + printf("\\textcolor{white}{\\small }\\textbf{\\textcolor{white}{\\small Middle Middle\n"); + printf("Middle Middle Middle Middle Middle Middle}} \\textcolor{white}{\\small }&\n"); + printf("\\textcolor{white}{\\small }\\textbf{\\textcolor{white}{\\small Right}}\\\\\n"); + printf("\\textbf{\\huge %s}&\n", insn->name); + printf("\\multicolumn{1}{c}{\\textbf{\\huge %s}}&\n", info->title); + printf("\\textbf{\\huge %s}\\\\\n", insn->name); + printf("\\end{tabular}\\par}\n\\bigskip{}\n\n"); +} + +struct or1k_isa *get_or1k_isa(char *name) +{ + int i; + + for (i = 0; strlen(or1k_isa_info[i].name); i++) + if (strcmp(or1k_isa_info[i].name, name) == 0) + break; + + return &or1k_isa_info[i]; +} + +void transform_tex(char *input, char *output) +{ + while (*input != '\0') { + if (*input == '[') { + *output++ = '{'; + *output++ = '['; + *output++ = '}'; + } else if (*input == ']') { + *output++ = '{'; + *output++ = ']'; + *output++ = '}'; + } else if (*input == '\\') { + *output++ = '\\'; + *output++ = '\\'; + } else + *output++ = *input; + input++; + } + *output = '\0'; +} + +void print_body(struct or1_opcode *insn, struct or1k_isa *info) +{ + char tmp[2000]; + + printf("\\vspace{15mm}\n"); + + printf("{\\par\\raggedright \\textbf{\\LARGE Format:}\\LARGE \\par}\n"); + printf("\\vspace{5mm}\n"); + printf("\\begin{quotation}\n"); + printf("\\texttt{\\large %s\\ %s}{\\large \\par}\n", insn->name, insn->args); + printf("\\end{quotation}\n"); + printf("\\vspace{10mm}\n"); + + printf("\\textbf{\\LARGE Description:}{\\LARGE \\par}\n"); + printf("\\vspace{5mm}\n"); + printf("\\begin{quotation}\n"); + printf("\\texttt{\\large %s}{\\large \\par}\n", info->desc); + printf("\\end{quotation}\n"); + printf("\\vspace{10mm}\n"); + + printf("\\textbf{\\LARGE Operation:}{\\LARGE \\par}\n"); + printf("\\vspace{5mm}\n"); + printf("\\begin{quotation}\n"); + transform_tex(info->oper, tmp); + printf("%s\n", tmp); + printf("\\end{quotation}\n"); + printf("\\vspace{10mm}\n"); + + printf("\\textbf{\\LARGE Notes:}{\\LARGE \\par}\n"); + printf("\\vspace{5mm}\n"); + printf("\\begin{quotation}\n"); + printf("\n"); + printf("\\end{quotation}\n"); + printf("\\vspace{10mm}\n"); + + printf("\\vfill\n"); + printf("%s: \n", or1k_isa_classes[info->class].title); + printf("{\\centering \\begin{tabular}{|c|c|c|}\n"); + printf("\\hline\n"); + printf("Architecture Level&\n"); + printf("Execution Mode&\n"); + printf("Implementation\\\\\n"); + printf("\\hline\n"); + printf("%s\n", or1k_isa_classes[info->class].table); + printf("\\hline\n"); + printf("\\end{tabular}\\par}\n"); + + printf("\n"); +} + +int main() +{ + int i; + struct or1k_isa *info; + + printf("\n\\begin{document}\n\\vspace{50mm}"); + printf("\\section{OpenRISC 1000 Instruction Set}\n"); + printf("Draft, Do not distribute\n"); + + for(i = 0; strlen(or1_opcodes[i].name); i++) { + + info = get_or1k_isa(or1_opcodes[i].name); + + print_header(&or1_opcodes[i], info); + decode(&or1_opcodes[i]); + print_encoding(); + print_body(&or1_opcodes[i], info); + } + printf("\n\\end{document}\n"); + return 0; +} Index: trunk/gen_or1k_isa/sources/header.tex =================================================================== --- trunk/gen_or1k_isa/sources/header.tex (nonexistent) +++ trunk/gen_or1k_isa/sources/header.tex (revision 14) @@ -0,0 +1,59 @@ +%% This LaTeX-file was created by Sun Nov 7 03:44:37 1999 +%% LyX 1.0 (C) 1995-1999 by Matthias Ettrich and the LyX Team + +%% Do not edit this file unless you know what you are doing. +\documentclass[oneside]{amsbook} +\usepackage[T1]{fontenc} +\usepackage{fancyhdr} +%% \pagestyle{headings} +\usepackage{color} + +\makeatletter + + +%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% LyX specific LaTeX commands. +\providecommand{\LyX}{L\kern-.1667em\lower.25em\hbox{Y}\kern-.125emX\@} +\newcommand{\lyxline}[1]{ + {#1 \vspace{1ex} \hrule width \columnwidth \vspace{1ex}} +} + + +%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% Textclass specific LaTeX commands. +\numberwithin{section}{chapter} +\theoremstyle{plain} +\newtheorem{thm}{Theorem}[section] +\numberwithin{equation}{section} %% Comment out for sequentially-numbered +\numberwithin{figure}{section} %% Comment out for sequentially-numbered + +%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% User specified LaTeX commands. +\usepackage[T1]{fontenc} +\usepackage{a4wide} +\usepackage{color} + +\makeatletter + + +\usepackage[T1]{fontenc} +\usepackage{geometry} +\geometry{verbose,a4paper,lmargin=20mm,rmargin=20mm} + +\makeatletter + + +\usepackage[T1]{fontenc} +\usepackage{a4} +\pagestyle{fancy} + +\makeatletter + + +\usepackage[T1]{fontenc} + +\makeatletter +\makeatother +\makeatother +\makeatother + + +\makeatother + Index: trunk/gen_or1k_isa/sources/or1k_isadesc.h =================================================================== --- trunk/gen_or1k_isa/sources/or1k_isadesc.h (nonexistent) +++ trunk/gen_or1k_isa/sources/or1k_isadesc.h (revision 14) @@ -0,0 +1,475 @@ +/* Information about OR1K ISA. W/o this we can't generate or1k_isa_part.tex. +*/ + +struct or1k_isa { + char *name; + char *title; + char *desc; + char *oper; + char *except; + int class; +}; + +static struct or1k_isa or1k_isa_info[] = +{ + +{"l.addi32s", "Add Immediate Signed", + "Immediate is signed-extended and added to the contents of general " + "register rB to form the result. The result is placed into general " + "register rA.", + "rA <- rB + exts(Immediate)", "Integer Overflow", 1,}, + +{"l.subi32s", "Subtract Immediate Signed", + "Immediate is signed-extended and subtracted from the contents of general " + "register rB to form the result. The result is placed into general " + "register rA.", + "rA <- rB - exts(Immediate)", "Integer Overflow", 1,}, + +{"l.sub32s", "Subtract Signed", + "The contents of general register rC is subtracted from the contents " + "of general register rB to form the result. The result is placed into " + "general register rA.", + "rA <- rB - rC", "Integer Overflow", 1,}, + +{"h.add32s", "Add Signed", + "The contents of general register rC is added to the contents " + "of general register rB to form the result. The result is placed into " + "general register rA.", + "rA <- rB + rC", "Integer Overflow", 1,}, + +{"h.ext16s", "Extend Half Word with Sign", + "Bit 15 of general register rA is placed in high-order 16 bits of " + "general register rA. The low-order 16 bits of general register rA " + "are left unchanged.", + "rA[31:16] <- rA[15]", "None", 2,}, + +{"h.ext8s", "Extend Byte with Sign", + "Bit 7 of general register rA is placed in high-order 24 bits of " + "general register rA. The low-order eight bits of general register rA " + "are left unchanged.", + "rA[31:8] <- rA[7]", "None", 2,}, + +{"h.ext8z", "Extend Byte with Zero", + "Zero is placed in high-order 24 bits of " + "general register rA. The low-order eight bits of general register rA " + "are left unchanged.", + "rA[31:8] <- 0", "None", 2,}, + +{"h.ext16z", "Extend Half Word with Zero", + "Zero is placed in high-order 16 bits of " + "general register rA. The low-order 16 bits of general register rA " + "are left unchanged.", + "rA[31:16] <- 0", "None", 2,}, + +{"l.load8s", "Load Byte and Extend with Sign", + "Offset is sign-extended and added to the contents of general " + "register rB. Sum represents effective address. The byte in memory " + "addressed by EA is loaded into the low-order eight bits of " + "general register rA. " + "High-order 24 bits of general register rA are replaced with " + "bit 7 of the loaded value.", + "EA <- exts(Immediate) + rB\\rA[7:0] <- (EA)[7:0]\\rA[31:8] <- rA[8]", + "TLB miss\\Page fault\\Bus error", 1,}, + +{"l.load16s", "Load Half Word and Extend with Sign", + "Offset is sign-extended and added to the contents of general " + "register rB. Sum represents effective address. The half word in memory " + "addressed by EA is loaded into the low-order 16 bits of " + "general register rA. " + "High-order 16 bits of general register rA are replaced with " + "bit 15 of the loaded value.", + "EA <- exts(Immediate) + rB\\rA[15:0] <- (EA)[15:0]\\rA[31:16] <- rA[15]", + "TLB miss\\Page fault\\Bus error", 1,}, + +{"l.load8u", "Load Byte and Extend with Zero", + "Offset is sign-extended and added to the contents of general " + "register rB. Sum represents effective address. The byte in memory " + "addressed by EA is loaded into the low-order eight bits of " + "general register rA. " + "High-order 24 bits of general register rA are replaced with " + "zero.", + "EA <- exts(Immediate) + rB\\rA[7:0] <- (EA)[7:0]\\rA[31:8] <- 0", + "TLB miss\\Page fault\\Bus error", 1,}, + +{"l.load16u", "Load Half Word and Extend with Zero", + "Offset is sign-extended and added to the contents of general " + "register rB. Sum represents effective address. The half word in memory " + "addressed by EA is loaded into the low-order 16 bits of " + "general register rA. " + "High-order 16 bits of general register rA are replaced with " + "zero.", + "EA <- exts(Immediate) + rB\\rA[15:0] <- (EA)[15:0]\\rA[31:16] <- 0", + "TLB miss\\Page fault\\Bus error", 1,}, + +{"l.load32u", "Load Word and Extend with Zero", + "Offset is sign-extended and added to the contents of general " + "register rB. Sum represents effective address. The word in memory " + "addressed by EA is loaded into general register rA. ", + "EA <- exts(Immediate) + rB\\rA <- (EA)[31:0]", + "TLB miss\\Page fault\\Bus error", 1,}, + +{"h.load32u", "Load Word and Extend with Zero", + "Offset is sign-extended and added to the contents of general " + "register rB. Sum represents effective address. The word in memory " + "addressed by EA is loaded into general register rA. ", + "EA <- exts(Immediate) + rB\\rA <- (EA)[31:0]", + "TLB miss\\Page fault\\Bus error", 2,}, + +{"l.stor32", "Store Word", + "Offset is sign-extended and added to the contents of general " + "register rA. Sum represents effective address. The word in " + "general register rB is stored to memory addressed by EA. ", + "EA <- exts(Immediate) + rA\\(EA)[31:0] <- rB", + "TLB miss\\Page fault\\Bus error", 1,}, + +{"h.stor32", "Store Word", + "Offset is sign-extended and added to the contents of general " + "register rA. Sum represents effective address. The word in " + "general register rB is stored to memory addressed by EA. ", + "EA <- exts(Immediate) + rA\\(EA)[31:0] <- rB", + "TLB miss\\Page fault\\Bus error", 2,}, + +{"l.stor16", "Store Half Word", + "Offset is sign-extended and added to the contents of general " + "register rA. Sum represents effective address. The low-order 16 bits " + "of general register rB are stored to memory addressed by EA. ", + "EA <- exts(Immediate) + rA\\(EA)[15:0] <- rB[15:0]", + "TLB miss\\Page fault\\Bus error", 1,}, + +{"l.stor8", "Store Byte", + "Offset is sign-extended and added to the contents of general " + "register rA. Sum represents effective address. The low-order 8 bits " + "of general register rB are stored to memory addressed by EA. ", + "EA <- exts(Immediate) + rA\\(EA)[7:0] <- rB[7:0]", + "TLB miss\\Page fault\\Bus error", 1,}, + +{"l.shla32", "Shift Left Arithmetic", + "Immediate is combined with low-order 5 bits of general register rC " + "in a bit-wise logical OR operation. The result specifies the number of " + "bit positions the contents of general register rB are shifted left, " + "inserting zeros into the low-order bits.", + "b <- Immediate | rC\\rA[31:b] <- rB[31-b:0]\\rA[b:0] <- 0", + "None", 1,}, + +{"l.shra32", "Shift Right Arithmetic", + "Immediate is combined with low-order 5 bits of general register rC " + "in a bit-wise logical OR operation. The result specifies the number of " + "bit positions the contents of general register rB are shifted right, " + "sign-extending the high-order bits.", + "b <- Immediate | rC\\rA[31-b:0] <- rB[31:b]\\rA[31-b:31] <- rB[31]", + "None", 1,}, + +{"l.shrl32", "Shift Right Logical", + "Immediate is combined with low-order 5 bits of general register rC " + "in a bit-wise logical OR operation. The result specifies the number of " + "bit positions the contents of general register rB are shifted right, " + "inserting zeros into the high-order bits.", + "b <- Immediate | rC\\rA[31-b:0] <- rB[31:b]\\rA[31-b:31] <- 0", + "None", 1,}, + +{"l.and32", "And", + "The contents of general register rB are combined with the contents " + "of general register rC in a bit-wise logical AND operation. The " + "result is placed into general register rA.", + "rA <- rB AND rC", + "None", 1,}, + +{"l.or32", "Or", + "The contents of general register rB are combined with the contents " + "of general register rC in a bit-wise logical OR operation. The " + "result is placed into general register rA.", + "rA <- rB OR rC", + "None", 1,}, + +{"l.xor32", "Exclusive Or", + "The contents of general register rB are combined with the contents " + "of general register rC in a bit-wise logical XOR operation. The " + "result is placed into general register rA.", + "rA <- rB XOR rC", + "None", 1,}, + +{"l.xori16", "Exclusive Or Immediate Half Word", + "Immediate is zero-extended and combined with the contents of general " + "register rB in a bit-wise logical XOR operation. The result is " + "placed into general register rA.", + "rA <- rB XOR exts(Immediate)", "None", 3,}, + +{"l.muli32s", "Multiply Immediate Signed", + "Immediate and the contents of general register rB are " + "multiplied and the result is truncated to 32 bits and placed into " + "general register rA.", + "rA <- rB * Immediate", "None", 2,}, + +{"l.mul32s", "Multiply Signed", + "The contents of general register rB and the contents of general " + "register rC are multiplied and the result is truncated to 32 " + "bits and placed into general register rA. Both operands are treated " + "as unsigned integers.", + "rA <- rB * rC", "None", 2,}, + +{"l.mul32u", "Multiply Unsigned", + "The contents of general register rB and the contents of general " + "register rC are multiplied and the result is truncated to 32 " + "bits and placed into general register rA. Both operands are treated " + "as unsigned integers.", + "rA <- rB * rC", "None", 2,}, + +{"l.div32s", "Divide Signed", + "The contents of general register rB are divided by the contents of " + "general register rC and the result is placed into general register " + "rA. Both operands are treated as signed integers. A divisor " + "flag is set when the divisor is zero.", + "rA <- rB / rC", "None", 3,}, + +{"l.div32u", "Divide Unsigned", + "The contents of general register rB are divided by the contents of " + "general register rC and the result is placed into general register " + "rA. Both operands are treated as unsigned integers. A divisor " + "flag is set when the divisor is zero.", + "rA <- rB / rC", "None", 3,}, + +{"h.sfeq32", "Set Flag if Equal", + "The contents of general register rA and the contents of general " + "register rB are compared. If the two registers are equal, " + "then the compare flag is set; otherwise the compare flag is cleared.", + "flag <- rA == rB", "None", 1,}, + +{"h.sfne32", "Set Flag if Not Equal", + "The contents of general register rA and the contents of general " + "register rB are compared. If the two registers are not equal, " + "then the compare flag is set; otherwise the compare flag is cleared.", + "flag <- rA != rB", "None", 1,}, + +{"h.sfgt32s", "Set Flag if Greater Than Signed", + "The contents of general register rA and the contents of general " + "register rB are compared as signed integers. If the contents " + "of the first register are greater than the contents of the second " + "register, " + "then the compare flag is set; otherwise the compare flag is cleared.", + "flag <- rA > rB", "None", 1,}, + +{"h.sfge32s", "Set Flag if Greater or Equal Than Signed", + "The contents of general register rA and the contents of general " + "register rB are compared as signed integers. If the contents " + "of the first register are greater or equal than the contents of the second " + "register, " + "then the compare flag is set; otherwise the compare flag is cleared.", + "flag <- rA >= rB", "None", 1,}, + +{"h.sflt32s", "Set Flag if Less Than Signed", + "The contents of general register rA and the contents of general " + "register rB are compared as signed integers. If the contents " + "of the first register are less than the contents of the second " + "register, " + "then the compare flag is set; otherwise the compare flag is cleared.", + "flag <- rA < rB", "None", 1,}, + +{"h.sfle32s", "Set Flag if Less or Equal Than Signed", + "The contents of general register rA and the contents of general " + "register rB are compared as signed integers. If the contents " + "of the first register are less or equal than the contents of the second " + "register, " + "then the compare flag is set; otherwise the compare flag is cleared.", + "flag <- rA <= rB", "None", 1,}, + +{"h.sfgt32u", "Set Flag if Greater Than Unsigned", + "The contents of general register rA and the contents of general " + "register rB are compared as unsigned integers. If the contents " + "of the first register are greater than the contents of the second " + "register, " + "then the compare flag is set; otherwise the compare flag is cleared.", + "flag <- rA > rB", "None", 1,}, + +{"h.sfge32u", "Set Flag if Greater or Equal Than Unsigned", + "The contents of general register rA and the contents of general " + "register rB are compared as unsigned integers. If the contents " + "of the first register are greater or equal than the contents of the second " + "register, " + "then the compare flag is set; otherwise the compare flag is cleared.", + "flag <- rA >= rB", "None", 1,}, + +{"h.sflt32u", "Set Flag if Less Than Unsigned", + "The contents of general register rA and the contents of general " + "register rB are compared as unsigned integers. If the contents " + "of the first register are less than the contents of the second " + "register, " + "then the compare flag is set; otherwise the compare flag is cleared.", + "flag <- rA < rB", "None", 1,}, + +{"h.sfle32u", "Set Flag if Less or Equal Than Unsigned", + "The contents of general register rA and the contents of general " + "register rB are compared as unsigned integers. If the contents " + "of the first register are less or equal than the contents of the second " + "register, " + "then the compare flag is set; otherwise the compare flag is cleared.", + "flag <- rA <= rB", "None", 1,}, + + +{"l.mtsr", "Move To Special Register", + "The contents of general register rA are moved into special register " + "rS.", + "rS <- rA", "None", 4,}, + +{"l.mfsr", "Move From Special Register", + "The contents of special register rS are moved into general register " + "rA.", + "rA <- rS", "None", 4,}, + +{"h.mov32", "Move", + "The contents of general register rB are moved into general register " + "rA.", + "rA <- rB", "None", 2,}, + +{"h.immch32s", "Immediate Byte Signed", + "8 bit immediate is sign-extended to 32 bits and placed into general " + "register rA.", + "rA <- exts(Immediate)", "None", 2,}, + +{"l.immlo16u", "Immediate Low-Order Half Word Unsigned", + "16 bit immediate is placed into low-order 16 bits of general " + "register rA.", + "rA[15:0] <- Immediate", "None", 1,}, + +{"l.immhi16u", "Immediate High-Order Half Word Unsigned", + "16 bit immediate is placed into high-order 16 bits of general " + "register rA.", + "rA[31:16] <- Immediate", "None", 1,}, + +{"l.bf", "Branch if Flag", + "The immediate is shifted left two bits, sign-extended to " + "32 bits and then added to the address of the delay slot. The result " + "is effective address of the branch. If the compare flag is set, " + "then the program branches " + "to EA with a delay of one 32 bit or two 16 bit instructions.", + "EA <- (Immediate || 00) + DelayInsnAddr\\PC <- EA if flag set", + "None", 1,}, + +{"l.bnf", "Branch if No Flag", + "The immediate is shifted left two bits, sign-extended to " + "32 bits and then added to the address of the delay slot. The result " + "is effective address of the branch. If the compare flag is cleared, " + "then the program branches " + "to EA with a delay of one 32 bit or two 16 bit instructions.", + "EA <- (Immediate || 00) + DelayInsnAddr\\PC <- EA if flag cleared", + "None", 1,}, + +{"h.bf", "Branch if Flag", + "The immediate is shifted left two bits, sign-extended to " + "32 bits and then added to the address of the delay slot. The result " + "is effective address of the branch. If the compare flag is set, " + "then the program branches " + "to EA with a delay of one 32 bit or two 16 bit instructions.", + "EA <- (Immediate || 00) + DelayInsnAddr\\PC <- EA if flag set", + "None", 2,}, + +{"h.bnf", "Branch if No Flag", + "The immediate is shifted left two bits, sign-extended to " + "32 bits and then added to the address of the delay slot. The result " + "is effective address of the branch. If the compare flag is cleared, " + "then the program branches " + "to EA with a delay of one 32 bit or two 16 bit instructions.", + "EA <- (Immediate || 00) + DelayInsnAddr\\PC <- EA if flag cleared", + "None", 2,}, + +{"l.jal", "Jump and Link", + "The immediate is shifted left two bits, sign-extended to " + "32 bits and then added to the address of the delay slot. The result " + "is effective address of the jump. The program unconditionally jumps " + "to EA with a delay of one 32 bit or two 16 bit instructions. The " + "address of the instruction after the delay slot is placed in the " + "link register. ", + "PC <- (Immediate || 00) + DelayInsnAddr\\LR <- DelayInsnAddr + 4", "None", 1,}, + +{"l.j", "Jump", + "The immediate is shifted left two bits, sign-extended to " + "32 bits and then added to the address of the delay slot. The result " + "is effective address of the jump. The program unconditionally jumps " + "to EA with a delay of one 32 bit or two 16 bit instructions.", + "PC <- (Immediate || 00) + DelayInsnAddr\\LR <- DelayInsnAddr + 4", "None", 1,}, + +{"h.j", "Jump", + "The immediate is shifted left two bits, sign-extended to " + "32 bits and then added to the address of the delay slot. The result " + "is effective address of the jump. The program unconditionally jumps " + "to EA with a delay of one 32 bit or two 16 bit instructions.", + "PC <- (Immediate || 00) + DelayInsnAddr\\LR <- DelayInsnAddr + 4", "None", 2,}, + +{"h.jal", "Jump and Link", + "The immediate is shifted left two bits, sign-extended to " + "32 bits and then added to the address of the delay slot. The result " + "is effective address of the jump. The program unconditionally jumps " + "to EA with a delay of one 32 bit or two 16 bit instructions. The " + "address of the instruction after the delay slot is placed in the " + "link register. ", + "PC <- (Immediate || 00) + DelayInsnAddr\\LR <- DelayInsnAddr + 4", "None", 2,}, + +{"h.jalr", "Jump and Link Register", + "The contents of general register rA " + "is effective address of the jump. The program unconditionally jumps " + "to EA with a delay of one 32 bit or two 16 bit instructions. The " + "address of the instruction after the delay slot is placed in the " + "link register. ", + "PC <- rA\\LR <- DelayInsnAddr + 4", "None", 1,}, + +{"l.illegal", "Illegal instruction", + "The result of this instruction is always an illegal instruction " + "exception.", + "PC <- address of illegal instruction exception handler", "None", 1,}, + +{"h.nop", "No Operation", + "This instruction does not do anything except it takes at least one " + "clock cycle to complete. It is usually used to fill gaps between " + "16 bit and 32 bit instructions.", + "", "None", 1,}, + +{"h.sched", "Schedule", + "Immediate carries static scheduling information about instruction " + "scheduling. This information is generated by an optimizing compiler.", + "", "None", 3,}, + +{"h.movi32", "Move 32 bit Immediate", + "For simulator. Obsolete", "N/A", "N/A", 0,}, + +{"simrdtsc", "Simulate Read Timer", + "For simulator. Obsolete.", "N/A", "N/A", 0,}, + +{"simprintf", "Simulate printf", + "For simulator. Obsolete.", "N/A", "N/A", 0,}, + +{"l.dcbf", "Data Cache Block Flush", + "TBD", "", "", 5,}, + +{"l.dcbt", "Data Cache Block Touch", + "TBD", "", "", 5,}, + +{"l.dcbi", "Data Cache Block Invalidate", + "TBD", "", "", 5,}, + +{"l.dcia", "Data Cache Invalidate All", + "TBD", "", "", 5,}, + +{"l.dcfa", "Data Cache Flush All", + "TBD", "", "", 5,}, + +{"l.tlbia", "TLB Invalidate All", + "TBD", "", "", 6,}, + +{"", "", "", "", "", 0} + +}; + +struct or1k_isa_classes { + char *title; + char *desc; + char *table; +} or1k_isa_classes[] = { + +{ "Class 0", "Invalid instruction class", "&&\\\\", }, +{ "Class 1", "x", "Core CPU&User and Supervisor&Mandatory always\\\\", }, +{ "Class 2", "x", "Core CPU&User and Supervisor&Recommended\\\\", }, +{ "Class 3", "x", "Core CPU&User and Supervisor&Optional\\\\", }, +{ "Class 4", "x", "System Management&Supervisor only&Mandatory always\\\\", }, +{ "Class 5", "x", "Cache Management&Supervisor only&Mandatory if cache supported\\\\", }, +{ "Class 6", "x", "Virtual Memory&Supervisor only&Mandatory if MMU supported\\\\", }, + +}; Index: trunk/gen_or1k_isa/Makefile =================================================================== --- trunk/gen_or1k_isa/Makefile (nonexistent) +++ trunk/gen_or1k_isa/Makefile (revision 14) @@ -0,0 +1,21 @@ + +all: gen_or1k_isa generate + +gen_or1k_isa: sources/gen_or1k_isa.c sources/or1k_isadesc.h sources/or1.h Makefile + gcc -O2 -o gen_or1k_isa sources/gen_or1k_isa.c + +generate: gen_or1k_isa sources/header.tex + ./gen_or1k_isa > tmp/body.tex + cat sources/header.tex tmp/body.tex > tmp/isa.tex + latex tmp/isa.tex; mv isa.* tmp; dvips -o result/or1k_isa.ps tmp/isa.dvi + rm -f texput.log + ./ps2pdf result/or1k_isa.ps result/or1k_isa.pdf + pslatex tmp/isa.tex; mv isa.* tmp; dvips -o result/or1k_isa_distiller.ps tmp/isa.dvi + rm -f texput.log + +distclean: clean + rm -f gen_or1k_isa + rm -f result/* + +clean: + rm -f tmp/* Index: trunk/gen_or1k_isa/README =================================================================== --- trunk/gen_or1k_isa/README (nonexistent) +++ trunk/gen_or1k_isa/README (revision 14) @@ -0,0 +1,36 @@ + +This utility generates OR1K ISA document (isa.pdf) from two files: + +- or1k_desc.h instruction description included with this utility +- or1.h instruction encoding included in egcs-1.1.2.tar.gz available from + opencores web site. + File is egcs-1.1.2/binutils-2.9.1/include/opcode/or1.h. + +To generate final LaTeX, PostScript and Adobe PDF you need header.tex +(included in sources directory) and the following utilities: + +- latex package (Web2C 7.3.1) (for converting isa.tex to isa.dvi) +- (Omega) odvips(k) 5.86 from Radical Eye Software (www.radicaleye.com) + (for converting isa.dvi to or1k_isa.ps) +- GNU Ghostscript 5.10 (1998-12-17) + (for converting or1k_isa.ps to or1k_isa.pdf; perhaps even better utility is + Adobe's Acrobat Distiller) + +First create s symbolic link sources/or1.h to +egcs-1.1.2/binutils-2.9.1/include/opcode/or1.h. Then execute + +# make gen_or1k_isa + +and you should get generation utility. Then execute + +# make generate + +and you should get result/or1k_isa.ps and result/or1k_isa.pdf (you might need +to punch CR a couple of times during latex -> dvi conversion due to some +bus in isa.tex). Also you'll get result/or1k_isa.ps that should be converted +to PDF with Adobe's Acrobat Distiller to get nice looking PDF (I think +GhostScript generated PDF has some problems with fonts). + +-- + +4/Mar/2000, Damjan Lampret email:lampret@opencores.org Index: trunk/gen_or1k_isa/result/or1k_isa.pdf =================================================================== Cannot display: file marked as a binary type. svn:mime-type = application/octet-stream Index: trunk/gen_or1k_isa/result/or1k_isa.pdf =================================================================== --- trunk/gen_or1k_isa/result/or1k_isa.pdf (nonexistent) +++ trunk/gen_or1k_isa/result/or1k_isa.pdf (revision 14)
trunk/gen_or1k_isa/result/or1k_isa.pdf Property changes : Added: svn:mime-type ## -0,0 +1 ## +application/octet-stream \ No newline at end of property Index: trunk/gen_or1k_isa/result/or1k_isa_distiller.ps =================================================================== --- trunk/gen_or1k_isa/result/or1k_isa_distiller.ps (nonexistent) +++ trunk/gen_or1k_isa/result/or1k_isa_distiller.ps (revision 14) @@ -0,0 +1,2636 @@ +%!PS-Adobe-2.0 +%%Creator: dvips(k) 5.86 Copyright 1999 Radical Eye Software +%%Title: tmp/isa.dvi +%%Pages: 70 +%%PageOrder: Ascend +%%BoundingBox: 0 0 596 842 +%%DocumentFonts: Times-Bold Times-Roman Courier +%%EndComments +%DVIPSWebPage: (www.radicaleye.com) +%DVIPSCommandLine: dvips -o result/or1k_isa_distiller.ps tmp/isa.dvi +%DVIPSParameters: dpi=600, compressed +%DVIPSSource: TeX output 2000.03.04:0315 +%%BeginProcSet: texc.pro +%! +/TeXDict 300 dict def TeXDict begin/N{def}def/B{bind def}N/S{exch}N/X{S +N}B/A{dup}B/TR{translate}N/isls false N/vsize 11 72 mul N/hsize 8.5 72 +mul N/landplus90{false}def/@rigin{isls{[0 landplus90{1 -1}{-1 1}ifelse 0 +0 0]concat}if 72 Resolution div 72 VResolution div neg scale isls{ +landplus90{VResolution 72 div vsize mul 0 exch}{Resolution -72 div hsize +mul 0}ifelse TR}if Resolution VResolution vsize -72 div 1 add mul TR[ +matrix currentmatrix{A A round sub abs 0.00001 lt{round}if}forall round +exch round exch]setmatrix}N/@landscape{/isls true N}B/@manualfeed{ +statusdict/manualfeed true put}B/@copies{/#copies X}B/FMat[1 0 0 -1 0 0] +N/FBB[0 0 0 0]N/nn 0 N/IEn 0 N/ctr 0 N/df-tail{/nn 8 dict N nn begin +/FontType 3 N/FontMatrix fntrx N/FontBBox FBB N string/base X array +/BitMaps X/BuildChar{CharBuilder}N/Encoding IEn N end A{/foo setfont}2 +array copy cvx N load 0 nn put/ctr 0 N[}B/sf 0 N/df{/sf 1 N/fntrx FMat N +df-tail}B/dfs{div/sf X/fntrx[sf 0 0 sf neg 0 0]N df-tail}B/E{pop nn A +definefont setfont}B/Cw{Cd A length 5 sub get}B/Ch{Cd A length 4 sub get +}B/Cx{128 Cd A length 3 sub get sub}B/Cy{Cd A length 2 sub get 127 sub} +B/Cdx{Cd A length 1 sub get}B/Ci{Cd A type/stringtype ne{ctr get/ctr ctr +1 add N}if}B/id 0 N/rw 0 N/rc 0 N/gp 0 N/cp 0 N/G 0 N/CharBuilder{save 3 +1 roll S A/base get 2 index get S/BitMaps get S get/Cd X pop/ctr 0 N Cdx +0 Cx Cy Ch sub Cx Cw add Cy setcachedevice Cw Ch true[1 0 0 -1 -.1 Cx +sub Cy .1 sub]/id Ci N/rw Cw 7 add 8 idiv string N/rc 0 N/gp 0 N/cp 0 N{ +rc 0 ne{rc 1 sub/rc X rw}{G}ifelse}imagemask restore}B/G{{id gp get/gp +gp 1 add N A 18 mod S 18 idiv pl S get exec}loop}B/adv{cp add/cp X}B +/chg{rw cp id gp 4 index getinterval putinterval A gp add/gp X adv}B/nd{ +/cp 0 N rw exit}B/lsh{rw cp 2 copy get A 0 eq{pop 1}{A 255 eq{pop 254}{ +A A add 255 and S 1 and or}ifelse}ifelse put 1 adv}B/rsh{rw cp 2 copy +get A 0 eq{pop 128}{A 255 eq{pop 127}{A 2 idiv S 128 and or}ifelse} +ifelse put 1 adv}B/clr{rw cp 2 index string putinterval adv}B/set{rw cp +fillstr 0 4 index getinterval putinterval adv}B/fillstr 18 string 0 1 17 +{2 copy 255 put pop}for N/pl[{adv 1 chg}{adv 1 chg nd}{1 add chg}{1 add +chg nd}{adv lsh}{adv lsh nd}{adv rsh}{adv rsh nd}{1 add adv}{/rc X nd}{ +1 add set}{1 add clr}{adv 2 chg}{adv 2 chg nd}{pop nd}]A{bind pop} +forall N/D{/cc X A type/stringtype ne{]}if nn/base get cc ctr put nn +/BitMaps get S ctr S sf 1 ne{A A length 1 sub A 2 index S get sf div put +}if put/ctr ctr 1 add N}B/I{cc 1 add D}B/bop{userdict/bop-hook known{ +bop-hook}if/SI save N @rigin 0 0 moveto/V matrix currentmatrix A 1 get A +mul exch 0 get A mul add .99 lt{/QV}{/RV}ifelse load def pop pop}N/eop{ +SI restore userdict/eop-hook known{eop-hook}if showpage}N/@start{ +userdict/start-hook known{start-hook}if pop/VResolution X/Resolution X +1000 div/DVImag X/IEn 256 array N 2 string 0 1 255{IEn S A 360 add 36 4 +index cvrs cvn put}for pop 65781.76 div/vsize X 65781.76 div/hsize X}N +/p{show}N/RMat[1 0 0 -1 0 0]N/BDot 260 string N/Rx 0 N/Ry 0 N/V{}B/RV/v{ +/Ry X/Rx X V}B statusdict begin/product where{pop false[(Display)(NeXT) +(LaserWriter 16/600)]{A length product length le{A length product exch 0 +exch getinterval eq{pop true exit}if}{pop}ifelse}forall}{false}ifelse +end{{gsave TR -.1 .1 TR 1 1 scale Rx Ry false RMat{BDot}imagemask +grestore}}{{gsave TR -.1 .1 TR Rx Ry scale 1 1 false RMat{BDot} +imagemask grestore}}ifelse B/QV{gsave newpath transform round exch round +exch itransform moveto Rx 0 rlineto 0 Ry neg rlineto Rx neg 0 rlineto +fill grestore}B/a{moveto}B/delta 0 N/tail{A/delta X 0 rmoveto}B/M{S p +delta add tail}B/b{S p tail}B/c{-4 M}B/d{-3 M}B/e{-2 M}B/f{-1 M}B/g{0 M} +B/h{1 M}B/i{2 M}B/j{3 M}B/k{4 M}B/w{0 rmoveto}B/l{p -4 w}B/m{p -3 w}B/n{ +p -2 w}B/o{p -1 w}B/q{p 1 w}B/r{p 2 w}B/s{p 3 w}B/t{p 4 w}B/x{0 S +rmoveto}B/y{3 2 roll p a}B/bos{/SS save N}B/eos{SS restore}B end + +%%EndProcSet +%%BeginProcSet: 8r.enc +% @@psencodingfile@{ +% author = "S. Rahtz, P. MacKay, Alan Jeffrey, B. Horn, K. Berry", +% version = "0.6", +% date = "1 July 1998", +% filename = "8r.enc", +% email = "tex-fonts@@tug.org", +% docstring = "Encoding for TrueType or Type 1 fonts +% to be used with TeX." +% @} +% +% Idea is to have all the characters normally included in Type 1 fonts +% available for typesetting. This is effectively the characters in Adobe +% Standard Encoding + ISO Latin 1 + extra characters from Lucida. +% +% Character code assignments were made as follows: +% +% (1) the Windows ANSI characters are almost all in their Windows ANSI +% positions, because some Windows users cannot easily reencode the +% fonts, and it makes no difference on other systems. The only Windows +% ANSI characters not available are those that make no sense for +% typesetting -- rubout (127 decimal), nobreakspace (160), softhyphen +% (173). quotesingle and grave are moved just because it's such an +% irritation not having them in TeX positions. +% +% (2) Remaining characters are assigned arbitrarily to the lower part +% of the range, avoiding 0, 10 and 13 in case we meet dumb software. +% +% (3) Y&Y Lucida Bright includes some extra text characters; in the +% hopes that other PostScript fonts, perhaps created for public +% consumption, will include them, they are included starting at 0x12. +% +% (4) Remaining positions left undefined are for use in (hopefully) +% upward-compatible revisions, if someday more characters are generally +% available. +% +% (5) hyphen appears twice for compatibility with both +% ASCII and Windows. +% +/TeXBase1Encoding [ +% 0x00 (encoded characters from Adobe Standard not in Windows 3.1) + /.notdef /dotaccent /fi /fl + /fraction /hungarumlaut /Lslash /lslash + /ogonek /ring /.notdef + /breve /minus /.notdef +% These are the only two remaining unencoded characters, so may as +% well include them. + /Zcaron /zcaron +% 0x10 + /caron /dotlessi +% (unusual TeX characters available in, e.g., Lucida Bright) + /dotlessj /ff /ffi /ffl + /.notdef /.notdef /.notdef /.notdef + /.notdef /.notdef /.notdef /.notdef + % very contentious; it's so painful not having quoteleft and quoteright + % at 96 and 145 that we move the things normally found there to here. + /grave /quotesingle +% 0x20 (ASCII begins) + /space /exclam /quotedbl /numbersign + /dollar /percent /ampersand /quoteright + /parenleft /parenright /asterisk /plus /comma /hyphen /period /slash +% 0x30 + /zero /one /two /three /four /five /six /seven + /eight /nine /colon /semicolon /less /equal /greater /question +% 0x40 + /at /A /B /C /D /E /F /G /H /I /J /K /L /M /N /O +% 0x50 + /P /Q /R /S /T /U /V /W + /X /Y /Z /bracketleft /backslash /bracketright /asciicircum /underscore +% 0x60 + /quoteleft /a /b /c /d /e /f /g /h /i /j /k /l /m /n /o +% 0x70 + /p /q /r /s /t /u /v /w + /x /y /z /braceleft /bar /braceright /asciitilde + /.notdef % rubout; ASCII ends +% 0x80 + /.notdef /.notdef /quotesinglbase /florin + /quotedblbase /ellipsis /dagger /daggerdbl + /circumflex /perthousand /Scaron /guilsinglleft + /OE /.notdef /.notdef /.notdef +% 0x90 + /.notdef /.notdef /.notdef /quotedblleft + /quotedblright /bullet /endash /emdash + /tilde /trademark /scaron /guilsinglright + /oe /.notdef /.notdef /Ydieresis +% 0xA0 + /.notdef % nobreakspace + /exclamdown /cent /sterling + /currency /yen /brokenbar /section + /dieresis /copyright /ordfeminine /guillemotleft + /logicalnot + /hyphen % Y&Y (also at 45); Windows' softhyphen + /registered + /macron +% 0xD0 + /degree /plusminus /twosuperior /threesuperior + /acute /mu /paragraph /periodcentered + /cedilla /onesuperior /ordmasculine /guillemotright + /onequarter /onehalf /threequarters /questiondown +% 0xC0 + /Agrave /Aacute /Acircumflex /Atilde /Adieresis /Aring /AE /Ccedilla + /Egrave /Eacute /Ecircumflex /Edieresis + /Igrave /Iacute /Icircumflex /Idieresis +% 0xD0 + /Eth /Ntilde /Ograve /Oacute + /Ocircumflex /Otilde /Odieresis /multiply + /Oslash /Ugrave /Uacute /Ucircumflex + /Udieresis /Yacute /Thorn /germandbls +% 0xE0 + /agrave /aacute /acircumflex /atilde + /adieresis /aring /ae /ccedilla + /egrave /eacute /ecircumflex /edieresis + /igrave /iacute /icircumflex /idieresis +% 0xF0 + /eth /ntilde /ograve /oacute + /ocircumflex /otilde /odieresis /divide + /oslash /ugrave /uacute /ucircumflex + /udieresis /yacute /thorn /ydieresis +] def + +%%EndProcSet +%%BeginProcSet: texps.pro +%! +TeXDict begin/rf{findfont dup length 1 add dict begin{1 index/FID ne 2 +index/UniqueID ne and{def}{pop pop}ifelse}forall[1 index 0 6 -1 roll +exec 0 exch 5 -1 roll VResolution Resolution div mul neg 0 0]/Metrics +exch def dict begin Encoding{exch dup type/integertype ne{pop pop 1 sub +dup 0 le{pop}{[}ifelse}{FontMatrix 0 get div Metrics 0 get div def} +ifelse}forall Metrics/Metrics currentdict end def[2 index currentdict +end definefont 3 -1 roll makefont/setfont cvx]cvx def}def/ObliqueSlant{ +dup sin S cos div neg}B/SlantFont{4 index mul add}def/ExtendFont{3 -1 +roll mul exch}def/ReEncodeFont{CharStrings rcheck{/Encoding false def +dup[exch{dup CharStrings exch known not{pop/.notdef/Encoding true def} +if}forall Encoding{]exch pop}{cleartomark}ifelse}if/Encoding exch def} +def end + +%%EndProcSet +%%BeginProcSet: special.pro +%! +TeXDict begin/SDict 200 dict N SDict begin/@SpecialDefaults{/hs 612 N +/vs 792 N/ho 0 N/vo 0 N/hsc 1 N/vsc 1 N/ang 0 N/CLIP 0 N/rwiSeen false N +/rhiSeen false N/letter{}N/note{}N/a4{}N/legal{}N}B/@scaleunit 100 N +/@hscale{@scaleunit div/hsc X}B/@vscale{@scaleunit div/vsc X}B/@hsize{ +/hs X/CLIP 1 N}B/@vsize{/vs X/CLIP 1 N}B/@clip{/CLIP 2 N}B/@hoffset{/ho +X}B/@voffset{/vo X}B/@angle{/ang X}B/@rwi{10 div/rwi X/rwiSeen true N}B +/@rhi{10 div/rhi X/rhiSeen true N}B/@llx{/llx X}B/@lly{/lly X}B/@urx{ +/urx X}B/@ury{/ury X}B/magscale true def end/@MacSetUp{userdict/md known +{userdict/md get type/dicttype eq{userdict begin md length 10 add md +maxlength ge{/md md dup length 20 add dict copy def}if end md begin +/letter{}N/note{}N/legal{}N/od{txpose 1 0 mtx defaultmatrix dtransform S +atan/pa X newpath clippath mark{transform{itransform moveto}}{transform{ +itransform lineto}}{6 -2 roll transform 6 -2 roll transform 6 -2 roll +transform{itransform 6 2 roll itransform 6 2 roll itransform 6 2 roll +curveto}}{{closepath}}pathforall newpath counttomark array astore/gc xdf +pop ct 39 0 put 10 fz 0 fs 2 F/|______Courier fnt invertflag{PaintBlack} +if}N/txpose{pxs pys scale ppr aload pop por{noflips{pop S neg S TR pop 1 +-1 scale}if xflip yflip and{pop S neg S TR 180 rotate 1 -1 scale ppr 3 +get ppr 1 get neg sub neg ppr 2 get ppr 0 get neg sub neg TR}if xflip +yflip not and{pop S neg S TR pop 180 rotate ppr 3 get ppr 1 get neg sub +neg 0 TR}if yflip xflip not and{ppr 1 get neg ppr 0 get neg TR}if}{ +noflips{TR pop pop 270 rotate 1 -1 scale}if xflip yflip and{TR pop pop +90 rotate 1 -1 scale ppr 3 get ppr 1 get neg sub neg ppr 2 get ppr 0 get +neg sub neg TR}if xflip yflip not and{TR pop pop 90 rotate ppr 3 get ppr +1 get neg sub neg 0 TR}if yflip xflip not and{TR pop pop 270 rotate ppr +2 get ppr 0 get neg sub neg 0 S TR}if}ifelse scaleby96{ppr aload pop 4 +-1 roll add 2 div 3 1 roll add 2 div 2 copy TR .96 dup scale neg S neg S +TR}if}N/cp{pop pop showpage pm restore}N end}if}if}N/normalscale{ +Resolution 72 div VResolution 72 div neg scale magscale{DVImag dup scale +}if 0 setgray}N/psfts{S 65781.76 div N}N/startTexFig{/psf$SavedState +save N userdict maxlength dict begin/magscale true def normalscale +currentpoint TR/psf$ury psfts/psf$urx psfts/psf$lly psfts/psf$llx psfts +/psf$y psfts/psf$x psfts currentpoint/psf$cy X/psf$cx X/psf$sx psf$x +psf$urx psf$llx sub div N/psf$sy psf$y psf$ury psf$lly sub div N psf$sx +psf$sy scale psf$cx psf$sx div psf$llx sub psf$cy psf$sy div psf$ury sub +TR/showpage{}N/erasepage{}N/copypage{}N/p 3 def @MacSetUp}N/doclip{ +psf$llx psf$lly psf$urx psf$ury currentpoint 6 2 roll newpath 4 copy 4 2 +roll moveto 6 -1 roll S lineto S lineto S lineto closepath clip newpath +moveto}N/endTexFig{end psf$SavedState restore}N/@beginspecial{SDict +begin/SpecialSave save N gsave normalscale currentpoint TR +@SpecialDefaults count/ocount X/dcount countdictstack N}N/@setspecial{ +CLIP 1 eq{newpath 0 0 moveto hs 0 rlineto 0 vs rlineto hs neg 0 rlineto +closepath clip}if ho vo TR hsc vsc scale ang rotate rwiSeen{rwi urx llx +sub div rhiSeen{rhi ury lly sub div}{dup}ifelse scale llx neg lly neg TR +}{rhiSeen{rhi ury lly sub div dup scale llx neg lly neg TR}if}ifelse +CLIP 2 eq{newpath llx lly moveto urx lly lineto urx ury lineto llx ury +lineto closepath clip}if/showpage{}N/erasepage{}N/copypage{}N newpath}N +/@endspecial{count ocount sub{pop}repeat countdictstack dcount sub{end} +repeat grestore SpecialSave restore end}N/@defspecial{SDict begin}N +/@fedspecial{end}B/li{lineto}B/rl{rlineto}B/rc{rcurveto}B/np{/SaveX +currentpoint/SaveY X N 1 setlinecap newpath}N/st{stroke SaveX SaveY +moveto}N/fil{fill SaveX SaveY moveto}N/ellipse{/endangle X/startangle X +/yrad X/xrad X/savematrix matrix currentmatrix N TR xrad yrad scale 0 0 +1 startangle endangle arc savematrix setmatrix}N end + +%%EndProcSet +%%BeginProcSet: color.pro +%! +TeXDict begin/setcmykcolor where{pop}{/setcmykcolor{dup 10 eq{pop +setrgbcolor}{1 sub 4 1 roll 3{3 index add neg dup 0 lt{pop 0}if 3 1 roll +}repeat setrgbcolor pop}ifelse}B}ifelse/TeXcolorcmyk{setcmykcolor}def +/TeXcolorrgb{setrgbcolor}def/TeXcolorgrey{setgray}def/TeXcolorgray{ +setgray}def/TeXcolorhsb{sethsbcolor}def/currentcmykcolor where{pop}{ +/currentcmykcolor{currentrgbcolor 10}B}ifelse/DC{exch dup userdict exch +known{pop pop}{X}ifelse}B/GreenYellow{0.15 0 0.69 0 setcmykcolor}DC +/Yellow{0 0 1 0 setcmykcolor}DC/Goldenrod{0 0.10 0.84 0 setcmykcolor}DC +/Dandelion{0 0.29 0.84 0 setcmykcolor}DC/Apricot{0 0.32 0.52 0 +setcmykcolor}DC/Peach{0 0.50 0.70 0 setcmykcolor}DC/Melon{0 0.46 0.50 0 +setcmykcolor}DC/YellowOrange{0 0.42 1 0 setcmykcolor}DC/Orange{0 0.61 +0.87 0 setcmykcolor}DC/BurntOrange{0 0.51 1 0 setcmykcolor}DC +/Bittersweet{0 0.75 1 0.24 setcmykcolor}DC/RedOrange{0 0.77 0.87 0 +setcmykcolor}DC/Mahogany{0 0.85 0.87 0.35 setcmykcolor}DC/Maroon{0 0.87 +0.68 0.32 setcmykcolor}DC/BrickRed{0 0.89 0.94 0.28 setcmykcolor}DC/Red{ +0 1 1 0 setcmykcolor}DC/OrangeRed{0 1 0.50 0 setcmykcolor}DC/RubineRed{ +0 1 0.13 0 setcmykcolor}DC/WildStrawberry{0 0.96 0.39 0 setcmykcolor}DC +/Salmon{0 0.53 0.38 0 setcmykcolor}DC/CarnationPink{0 0.63 0 0 +setcmykcolor}DC/Magenta{0 1 0 0 setcmykcolor}DC/VioletRed{0 0.81 0 0 +setcmykcolor}DC/Rhodamine{0 0.82 0 0 setcmykcolor}DC/Mulberry{0.34 0.90 +0 0.02 setcmykcolor}DC/RedViolet{0.07 0.90 0 0.34 setcmykcolor}DC +/Fuchsia{0.47 0.91 0 0.08 setcmykcolor}DC/Lavender{0 0.48 0 0 +setcmykcolor}DC/Thistle{0.12 0.59 0 0 setcmykcolor}DC/Orchid{0.32 0.64 0 +0 setcmykcolor}DC/DarkOrchid{0.40 0.80 0.20 0 setcmykcolor}DC/Purple{ +0.45 0.86 0 0 setcmykcolor}DC/Plum{0.50 1 0 0 setcmykcolor}DC/Violet{ +0.79 0.88 0 0 setcmykcolor}DC/RoyalPurple{0.75 0.90 0 0 setcmykcolor}DC +/BlueViolet{0.86 0.91 0 0.04 setcmykcolor}DC/Periwinkle{0.57 0.55 0 0 +setcmykcolor}DC/CadetBlue{0.62 0.57 0.23 0 setcmykcolor}DC +/CornflowerBlue{0.65 0.13 0 0 setcmykcolor}DC/MidnightBlue{0.98 0.13 0 +0.43 setcmykcolor}DC/NavyBlue{0.94 0.54 0 0 setcmykcolor}DC/RoyalBlue{1 +0.50 0 0 setcmykcolor}DC/Blue{1 1 0 0 setcmykcolor}DC/Cerulean{0.94 0.11 +0 0 setcmykcolor}DC/Cyan{1 0 0 0 setcmykcolor}DC/ProcessBlue{0.96 0 0 0 +setcmykcolor}DC/SkyBlue{0.62 0 0.12 0 setcmykcolor}DC/Turquoise{0.85 0 +0.20 0 setcmykcolor}DC/TealBlue{0.86 0 0.34 0.02 setcmykcolor}DC +/Aquamarine{0.82 0 0.30 0 setcmykcolor}DC/BlueGreen{0.85 0 0.33 0 +setcmykcolor}DC/Emerald{1 0 0.50 0 setcmykcolor}DC/JungleGreen{0.99 0 +0.52 0 setcmykcolor}DC/SeaGreen{0.69 0 0.50 0 setcmykcolor}DC/Green{1 0 +1 0 setcmykcolor}DC/ForestGreen{0.91 0 0.88 0.12 setcmykcolor}DC +/PineGreen{0.92 0 0.59 0.25 setcmykcolor}DC/LimeGreen{0.50 0 1 0 +setcmykcolor}DC/YellowGreen{0.44 0 0.74 0 setcmykcolor}DC/SpringGreen{ +0.26 0 0.76 0 setcmykcolor}DC/OliveGreen{0.64 0 0.95 0.40 setcmykcolor} +DC/RawSienna{0 0.72 1 0.45 setcmykcolor}DC/Sepia{0 0.83 1 0.70 +setcmykcolor}DC/Brown{0 0.81 1 0.60 setcmykcolor}DC/Tan{0.14 0.42 0.56 0 +setcmykcolor}DC/Gray{0 0 0 0.50 setcmykcolor}DC/Black{0 0 0 1 +setcmykcolor}DC/White{0 0 0 0 setcmykcolor}DC end + +%%EndProcSet +TeXDict begin 39158280 55380996 1000 600 600 (tmp/isa.dvi) +@start /Fa 133[46 46 46 46 46 46 46 46 46 46 46 46 46 +46 46 46 46 46 46 46 46 46 46 46 46 46 6[46 1[46 3[46 +46 46 2[46 46 46 46 46 46 46 46 1[46 46 46 46 46 46 5[46 +2[46 46 46 46 46 46 46 46 2[46 46 46 2[46 46 40[{ +.85 ExtendFont TeXBase1Encoding ReEncodeFont}59 90.9091 +/Courier rf /Fb 139[40 47 53 1[66 60 66 100 3[33 3[53 +1[53 1[60 17[93 86 7[73 1[86 9[40 58[{TeXBase1Encoding ReEncodeFont}16 +119.552 /Times-Bold rf /Fc 133[64 72 72 104 72 80 48 +56 64 80 80 72 80 120 40 80 48 40 80 72 48 64 80 64 80 +72 6[96 2[143 1[104 96 80 104 2[112 104 135 96 1[72 56 +112 112 88 96 104 104 96 104 8[72 1[72 2[72 72 72 2[36 +48 41[80 3[{TeXBase1Encoding ReEncodeFont}54 143.462 +/Times-Bold rf /Fd 139[25 7[21 2[21 42 37 25 33 42 17[54 +4[71 50 76[{TeXBase1Encoding ReEncodeFont}11 74.7198 +/Times-Bold rf /Fe 170[60 51 46 55 1[46 60 60 4[28 3[51 +1[55 17[42 42 1[21 46[{.167 SlantFont TeXBase1Encoding ReEncodeFont}13 +83.022 /Times-Roman rf /Ff 206[29 49[{TeXBase1Encoding ReEncodeFont}1 +58.1154 /Times-Roman rf /Fg 131[17 2[42 42 60 42 42 23 +32 28 1[42 42 42 65 23 2[23 42 42 28 37 42 37 42 37 3[28 +1[28 51 1[60 1[60 60 1[46 55 1[46 60 60 74 51 60 32 28 +3[51 60 55 55 60 2[47 47 47 1[23 42 42 42 42 42 42 42 +42 42 42 23 1[28 21 47 42 28 28 6[28 29[46 3[{ +TeXBase1Encoding ReEncodeFont}67 83.022 /Times-Roman +rf /Fh 138[46 28 32 37 1[46 42 46 4[23 3[37 1[37 15[46 +60 2[65 5[32 5[60 17[42 42 1[21 46[{TeXBase1Encoding ReEncodeFont}18 +83.022 /Times-Bold rf end +%%EndProlog +%%BeginSetup +%%Feature: *Resolution 600dpi +TeXDict begin +%%PaperSize: A4 + +%%EndSetup +%%Page: 1 1 +1 0 bop Black Black 1233 -8 a Fh(0.1.)40 b(OpenRISC)21 +b(1000)e(Instruction)i(Set)22 141 y Fg(Draft,)f(Do)g(not)g(distrib)n +(ute)p Black 1866 6065 a Ff(1)p Black eop +%%Page: 2 2 +2 1 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 b(1000)e(INSTR)m +(UCTION)h(SET)p -128 -146 4016 4 v Black -128 -8 V 1 +TeXcolorgray 69 331 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 237 w(Middle)d(Middle)g +(Middle)g(Middle)g(Middle)h(Middle)f(Middle)g(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +234 w(Right)p Black -86 460 a Fc(l.illegal)527 b(Illegal)34 +b(instruction)526 b(l.illegal)p 490 807 2782 4 v 488 +907 4 100 v 531 877 a Fg(31)2573 b(0)p 3269 907 V 490 +910 2782 4 v 488 1010 4 100 v 1688 980 a(opcode)18 b(0x0)p +3269 1010 V 490 1013 2782 4 v 488 1113 4 100 v 1768 1083 +a(32)i(bits)p 3269 1113 V 490 1116 2782 4 v -128 1561 +a Fb(F)m(ormat:)p Black Black 171 1805 a Fa(l.illegal)-128 +2199 y Fb(Description:)p Black Black 171 2443 a Fa(The)48 +b(result)g(of)f(this)h(instruction)j(is)c(always)h(an)f(illegal)i +(instruction)i(exception.)-128 2838 y Fb(Operation:)p +Black Black 171 3073 a Fg(PC)22 b(<-)e(address)g(of)f(ille)o(gal)h +(instruction)f(e)o(xception)f(handler)-128 3468 y Fb(Notes:)p +Black Black 654 5832 a Fg(Class)j(1:)p 945 5710 2163 +4 v 943 5809 4 100 v 986 5779 a(Architecture)e(Le)n(v)o(el)p +1647 5809 V 146 w(Ex)o(ecution)f(Mode)p 2408 5809 V 190 +w(Implementation)p 3105 5809 V 945 5813 2163 4 v 943 +5912 4 100 v 1125 5882 a(Core)i(CPU)p 1647 5912 V 223 +w(User)g(and)g(Supervisor)p 2408 5912 V 81 w(Mandatory)e(al)o(w)o(ays)p +3105 5912 V 945 5915 2163 4 v Black 1860 6065 a(2)p Black +eop +%%Page: 3 3 +3 2 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 b(1000)e(INSTR)m +(UCTION)h(SET)p -128 -146 4016 4 v Black -128 -8 V 1 +TeXcolorgray -86 331 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 83 w(Middle)d(Middle)g +(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +102 w(Right)p Black -81 460 a Fc(l.j)902 b(J)n(ump)924 +b(l.j)p 407 807 2948 4 v 405 907 4 100 v 448 877 a Fg(31)414 +b(26)p 1069 907 V 82 w(25)2075 b(0)p 3352 907 V 407 910 +2948 4 v 405 1010 4 100 v 546 980 a(opcode)19 b(0x0)p +1069 1010 V 1249 w(X)p 3352 1010 V 407 1013 2948 4 v +405 1113 4 100 v 648 1083 a(6)h(bits)p 1069 1113 V 1271 +w(26)f(bits)p 3352 1113 V 407 1116 2948 4 v -128 1561 +a Fb(F)m(ormat:)p Black Black 171 1805 a Fa(l.j)48 b(X)-128 +2199 y Fb(Description:)p Black Black 171 2443 a Fa(The)g(immediate)h +(is)e(shifted)i(left)f(two)g(bits,)g(sign-extended)j(to)c(32)g(bits)h +(and)f(then)h(added)171 2551 y(to)f(the)h(address)h(of)e(the)g(delay)h +(slot.)95 b(The)47 b(result)i(is)e(effective)j(address)f(of)e(the)g +(jump.)171 2659 y(The)h(program)h(unconditionally)i(jumps)e(to)e(EA)g +(with)h(a)e(delay)j(of)e(one)g(32)g(bit)h(or)f(two)g(16)171 +2767 y(bit)h(instructions.)-128 3162 y Fb(Operation:)p +Black Black 171 3397 a Fg(PC)22 b(<-)e(\(Immediate)e(||)i(00\))g(+)g +(DelayInsnAddr)171 3496 y(LR)h(<-)f(DelayInsnAddr)e(+)j(4)-128 +3891 y Fb(Notes:)p Black Black 654 5832 a Fg(Class)g(1:)p +945 5710 2163 4 v 943 5809 4 100 v 986 5779 a(Architecture)e(Le)n(v)o +(el)p 1647 5809 V 146 w(Ex)o(ecution)f(Mode)p 2408 5809 +V 190 w(Implementation)p 3105 5809 V 945 5813 2163 4 +v 943 5912 4 100 v 1125 5882 a(Core)i(CPU)p 1647 5912 +V 223 w(User)g(and)g(Supervisor)p 2408 5912 V 81 w(Mandatory)e(al)o(w)o +(ays)p 3105 5912 V 945 5915 2163 4 v Black 1860 6065 +a(3)p Black eop +%%Page: 4 4 +4 3 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 b(1000)e(INSTR)m +(UCTION)h(SET)p -128 -146 4016 4 v Black -128 -8 V 1 +TeXcolorgray -35 331 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 134 w(Middle)d(Middle)g +(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +131 w(Right)p Black -86 460 a Fc(l.jal)598 b(J)n(ump)34 +b(and)h(Link)598 b(l.jal)p 407 807 2948 4 v 405 907 4 +100 v 448 877 a Fg(31)414 b(26)p 1069 907 V 82 w(25)2075 +b(0)p 3352 907 V 407 910 2948 4 v 405 1010 4 100 v 546 +980 a(opcode)19 b(0x1)p 1069 1010 V 1249 w(X)p 3352 1010 +V 407 1013 2948 4 v 405 1113 4 100 v 648 1083 a(6)h(bits)p +1069 1113 V 1271 w(26)f(bits)p 3352 1113 V 407 1116 2948 +4 v -128 1561 a Fb(F)m(ormat:)p Black Black 171 1805 +a Fa(l.jal)49 b(X)-128 2199 y Fb(Description:)p Black +Black 171 2443 a Fa(The)f(immediate)h(is)e(shifted)i(left)f(two)g +(bits,)g(sign-extended)j(to)c(32)g(bits)h(and)f(then)h(added)171 +2551 y(to)f(the)h(address)h(of)e(the)g(delay)h(slot.)95 +b(The)47 b(result)i(is)e(effective)j(address)f(of)e(the)g(jump.)171 +2659 y(The)h(program)h(unconditionally)i(jumps)e(to)e(EA)g(with)h(a)e +(delay)j(of)e(one)g(32)g(bit)h(or)f(two)g(16)171 2767 +y(bit)h(instructions.)97 b(The)48 b(address)h(of)e(the)g(instruction)j +(after)f(the)e(delay)h(slot)g(is)f(placed)171 2875 y(in)g(the)h(link)g +(register.)-128 3269 y Fb(Operation:)p Black Black 171 +3505 a Fg(PC)22 b(<-)e(\(Immediate)e(||)i(00\))g(+)g(DelayInsnAddr)171 +3604 y(LR)h(<-)f(DelayInsnAddr)e(+)j(4)-128 3999 y Fb(Notes:)p +Black Black 654 5832 a Fg(Class)g(1:)p 945 5710 2163 +4 v 943 5809 4 100 v 986 5779 a(Architecture)e(Le)n(v)o(el)p +1647 5809 V 146 w(Ex)o(ecution)f(Mode)p 2408 5809 V 190 +w(Implementation)p 3105 5809 V 945 5813 2163 4 v 943 +5912 4 100 v 1125 5882 a(Core)i(CPU)p 1647 5912 V 223 +w(User)g(and)g(Supervisor)p 2408 5912 V 81 w(Mandatory)e(al)o(w)o(ays)p +3105 5912 V 945 5915 2163 4 v Black 1860 6065 a(4)p Black +eop +%%Page: 5 5 +5 4 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 b(1000)e(INSTR)m +(UCTION)h(SET)p -128 -146 4016 4 v Black -128 -8 V 1 +TeXcolorgray -11 331 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 158 w(Middle)d(Middle)g +(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +155 w(Right)p Black -86 460 a Fc(l.bnf)523 b(Branch)34 +b(if)i(No)f(Flag)523 b(l.bnf)p 407 807 2948 4 v 405 907 +4 100 v 448 877 a Fg(31)414 b(26)p 1069 907 V 82 w(25)2075 +b(0)p 3352 907 V 407 910 2948 4 v 405 1010 4 100 v 546 +980 a(opcode)19 b(0x2)p 1069 1010 V 1249 w(X)p 3352 1010 +V 407 1013 2948 4 v 405 1113 4 100 v 648 1083 a(6)h(bits)p +1069 1113 V 1271 w(26)f(bits)p 3352 1113 V 407 1116 2948 +4 v -128 1561 a Fb(F)m(ormat:)p Black Black 171 1805 +a Fa(l.bnf)49 b(X)-128 2199 y Fb(Description:)p Black +Black 171 2443 a Fa(The)f(immediate)h(is)e(shifted)i(left)f(two)g +(bits,)g(sign-extended)j(to)c(32)g(bits)h(and)f(then)h(added)171 +2551 y(to)f(the)h(address)h(of)e(the)g(delay)h(slot.)95 +b(The)47 b(result)i(is)e(effective)j(address)f(of)e(the)g(branch.)171 +2659 y(If)g(the)h(compare)h(flag)f(is)f(cleared,)i(then)f(the)f +(program)i(branches)g(to)e(EA)h(with)f(a)g(delay)171 +2767 y(of)g(one)h(32)f(bit)g(or)g(two)h(16)f(bit)g(instructions.)-128 +3162 y Fb(Operation:)p Black Black 171 3397 a Fg(EA)21 +b(<-)f(\(Immediate)e(||)i(00\))g(+)g(DelayInsnAddr)171 +3496 y(PC)i(<-)e(EA)g(if)h(\003ag)f(cleared)-128 3891 +y Fb(Notes:)p Black Black 654 5832 a Fg(Class)h(1:)p +945 5710 2163 4 v 943 5809 4 100 v 986 5779 a(Architecture)e(Le)n(v)o +(el)p 1647 5809 V 146 w(Ex)o(ecution)f(Mode)p 2408 5809 +V 190 w(Implementation)p 3105 5809 V 945 5813 2163 4 +v 943 5912 4 100 v 1125 5882 a(Core)i(CPU)p 1647 5912 +V 223 w(User)g(and)g(Supervisor)p 2408 5912 V 81 w(Mandatory)e(al)o(w)o +(ays)p 3105 5912 V 945 5915 2163 4 v Black 1860 6065 +a(5)p Black eop +%%Page: 6 6 +6 5 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 b(1000)e(INSTR)m +(UCTION)h(SET)p -128 -146 4016 4 v Black -128 -8 V 1 +TeXcolorgray -51 331 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 118 w(Middle)d(Middle)g +(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +115 w(Right)p Black -86 460 a Fc(l.bf)629 b(Branch)34 +b(if)i(Flag)629 b(l.bf)p 407 807 2948 4 v 405 907 4 100 +v 448 877 a Fg(31)414 b(26)p 1069 907 V 82 w(25)2075 +b(0)p 3352 907 V 407 910 2948 4 v 405 1010 4 100 v 546 +980 a(opcode)19 b(0x3)p 1069 1010 V 1249 w(X)p 3352 1010 +V 407 1013 2948 4 v 405 1113 4 100 v 648 1083 a(6)h(bits)p +1069 1113 V 1271 w(26)f(bits)p 3352 1113 V 407 1116 2948 +4 v -128 1561 a Fb(F)m(ormat:)p Black Black 171 1805 +a Fa(l.bf)48 b(X)-128 2199 y Fb(Description:)p Black +Black 171 2443 a Fa(The)g(immediate)h(is)e(shifted)i(left)f(two)g +(bits,)g(sign-extended)j(to)c(32)g(bits)h(and)f(then)h(added)171 +2551 y(to)f(the)h(address)h(of)e(the)g(delay)h(slot.)95 +b(The)47 b(result)i(is)e(effective)j(address)f(of)e(the)g(branch.)171 +2659 y(If)g(the)h(compare)h(flag)f(is)f(set,)g(then)h(the)g(program)h +(branches)g(to)e(EA)g(with)h(a)f(delay)h(of)171 2767 +y(one)g(32)f(bit)g(or)g(two)h(16)f(bit)g(instructions.)-128 +3162 y Fb(Operation:)p Black Black 171 3397 a Fg(EA)21 +b(<-)f(\(Immediate)e(||)i(00\))g(+)g(DelayInsnAddr)171 +3496 y(PC)i(<-)e(EA)g(if)h(\003ag)f(set)-128 3891 y Fb(Notes:)p +Black Black 654 5832 a Fg(Class)h(1:)p 945 5710 2163 +4 v 943 5809 4 100 v 986 5779 a(Architecture)e(Le)n(v)o(el)p +1647 5809 V 146 w(Ex)o(ecution)f(Mode)p 2408 5809 V 190 +w(Implementation)p 3105 5809 V 945 5813 2163 4 v 943 +5912 4 100 v 1125 5882 a(Core)i(CPU)p 1647 5912 V 223 +w(User)g(and)g(Supervisor)p 2408 5912 V 81 w(Mandatory)e(al)o(w)o(ays)p +3105 5912 V 945 5915 2163 4 v Black 1860 6065 a(6)p Black +eop +%%Page: 7 7 +7 6 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 b(1000)e(INSTR)m +(UCTION)h(SET)p -128 -146 4016 4 v Black -128 -8 V 1 +TeXcolorgray 53 331 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 221 w(Middle)d(Middle)g +(Middle)g(Middle)g(Middle)h(Middle)f(Middle)g(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +218 w(Right)p Black -86 460 a Fc(l.bfnez)2143 b(l.bfnez)p +407 807 2948 4 v 405 907 4 100 v 448 877 a Fg(31)414 +b(26)p 1069 907 V 82 w(25)2075 b(0)p 3352 907 V 407 910 +2948 4 v 405 1010 4 100 v 546 980 a(opcode)19 b(0x3)p +1069 1010 V 1249 w(X)p 3352 1010 V 407 1013 2948 4 v +405 1113 4 100 v 648 1083 a(6)h(bits)p 1069 1113 V 1271 +w(26)f(bits)p 3352 1113 V 407 1116 2948 4 v -128 1561 +a Fb(F)m(ormat:)p Black Black 171 1805 a Fa(l.bfnez)49 +b(X)-128 2199 y Fb(Description:)p Black Black -128 2838 +a(Operation:)p Black Black -128 3468 a(Notes:)p Black +Black 762 5832 a Fg(Class)21 b(0:)p 1053 5710 1947 4 +v 1051 5809 4 100 v 1094 5779 a(Architecture)e(Le)n(v)o(el)p +1756 5809 V 82 w(Ex)o(ecution)f(Mode)p 2388 5809 V 82 +w(Implementation)p 2997 5809 V 1053 5813 1947 4 v 1051 +5912 4 100 v 1756 5912 V 2388 5912 V 2997 5912 V 1053 +5915 1947 4 v Black 1860 6065 a(7)p Black eop +%%Page: 8 8 +8 7 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 b(1000)e(INSTR)m +(UCTION)h(SET)p -128 -146 4016 4 v Black -128 -8 V 1 +TeXcolorgray 53 331 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 221 w(Middle)d(Middle)g +(Middle)g(Middle)g(Middle)h(Middle)f(Middle)g(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +218 w(Right)p Black -86 460 a Fc(l.bfeqz)2143 b(l.bfeqz)p +407 807 2948 4 v 405 907 4 100 v 448 877 a Fg(31)414 +b(26)p 1069 907 V 82 w(25)2075 b(0)p 3352 907 V 407 910 +2948 4 v 405 1010 4 100 v 546 980 a(opcode)19 b(0x2)p +1069 1010 V 1249 w(X)p 3352 1010 V 407 1013 2948 4 v +405 1113 4 100 v 648 1083 a(6)h(bits)p 1069 1113 V 1271 +w(26)f(bits)p 3352 1113 V 407 1116 2948 4 v -128 1561 +a Fb(F)m(ormat:)p Black Black 171 1805 a Fa(l.bfeqz)49 +b(X)-128 2199 y Fb(Description:)p Black Black -128 2838 +a(Operation:)p Black Black -128 3468 a(Notes:)p Black +Black 762 5832 a Fg(Class)21 b(0:)p 1053 5710 1947 4 +v 1051 5809 4 100 v 1094 5779 a(Architecture)e(Le)n(v)o(el)p +1756 5809 V 82 w(Ex)o(ecution)f(Mode)p 2388 5809 V 82 +w(Implementation)p 2997 5809 V 1053 5813 1947 4 v 1051 +5912 4 100 v 1756 5912 V 2388 5912 V 2997 5912 V 1053 +5915 1947 4 v Black 1860 6065 a(8)p Black eop +%%Page: 9 9 +9 8 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 b(1000)e(INSTR)m +(UCTION)h(SET)p -128 -146 4016 4 v Black -128 -8 V 1 +TeXcolorgray 9 331 a Fd(Left)p Black 1 TeXcolorgray Black +1 TeXcolorgray Black 1 TeXcolorgray 178 w(Middle)d(Middle)g(Middle)g +(Middle)g(Middle)g(Middle)g(Middle)g(Middle)p Black 1 +TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +174 w(Right)p Black -86 460 a Fc(l.jmp)2143 b(l.jmp)p +407 807 2948 4 v 405 907 4 100 v 448 877 a Fg(31)414 +b(26)p 1069 907 V 82 w(25)2075 b(0)p 3352 907 V 407 910 +2948 4 v 405 1010 4 100 v 546 980 a(opcode)19 b(0x0)p +1069 1010 V 1249 w(X)p 3352 1010 V 407 1013 2948 4 v +405 1113 4 100 v 648 1083 a(6)h(bits)p 1069 1113 V 1271 +w(26)f(bits)p 3352 1113 V 407 1116 2948 4 v -128 1561 +a Fb(F)m(ormat:)p Black Black 171 1805 a Fa(l.jmp)49 +b(X)-128 2199 y Fb(Description:)p Black Black -128 2838 +a(Operation:)p Black Black -128 3468 a(Notes:)p Black +Black 762 5832 a Fg(Class)21 b(0:)p 1053 5710 1947 4 +v 1051 5809 4 100 v 1094 5779 a(Architecture)e(Le)n(v)o(el)p +1756 5809 V 82 w(Ex)o(ecution)f(Mode)p 2388 5809 V 82 +w(Implementation)p 2997 5809 V 1053 5813 1947 4 v 1051 +5912 4 100 v 1756 5912 V 2388 5912 V 2997 5912 V 1053 +5915 1947 4 v Black 1860 6065 a(9)p Black eop +%%Page: 10 10 +10 9 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 b(1000)e(INSTR)m +(UCTION)h(SET)p -128 -146 4016 4 v Black -128 -8 V 1 +TeXcolorgray 129 331 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 347 w(Middle)d(Middle)g +(Middle)h(Middle)f(Middle)g(Middle)g(Middle)g(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +344 w(Right)p Black -86 460 a Fc(l.load32u)81 b(Load)35 +b(W)-11 b(ord)36 b(and)f(Extend)f(with)h(Zer)m(o)82 b(l.load32u)p +150 807 3462 4 v 148 907 4 100 v 191 877 a Fg(31)497 +b(25)p 895 907 V 132 w(24)p 1160 907 V 131 w(23)249 b(20)p +1658 907 V 82 w(19)f(16)p 2157 907 V 82 w(15)1244 b(0)p +3609 907 V 150 910 3462 4 v 148 1010 4 100 v 331 980 +a(opcode)18 b(0x8)p 895 1010 V 296 w(J)p 1160 1010 V +336 w(A)p 1658 1010 V 440 w(B)p 2157 1010 V 933 w(J)p +3609 1010 V 150 1013 3462 4 v 148 1113 4 100 v 432 1083 +a(7)i(bits)p 895 1113 V 324 w(1)g(bits)p 1160 1113 V +200 w(4)g(bits)p 1658 1113 V 316 w(4)g(bits)p 2157 1113 +V 773 w(16)g(bits)p 3609 1113 V 150 1116 3462 4 v -128 +1561 a Fb(F)m(ormat:)p Black Black 171 1805 a Fa(l.load32u)50 +b(rA,J\(rB\))-128 2199 y Fb(Description:)p Black Black +171 2443 a Fa(Offset)f(is)e(sign-extended)k(and)c(added)i(to)e(the)g +(contents)i(of)f(general)g(register)i(rB.)d(Sum)171 2551 +y(represents)j(effective)g(address.)96 b(The)47 b(word)h(in)f(memory)h +(addressed)i(by)d(EA)g(is)g(loaded)171 2659 y(into)h(general)h +(register)g(rA.)-128 3054 y Fb(Operation:)p Black Black +171 3289 a Fg(EA)21 b(<-)f(e)o(xts\(Immediate\))e(+)i(rB)171 +3388 y(rA)h(<-)f(\(EA\)[31:0])-128 3783 y Fb(Notes:)p +Black Black 654 5832 a Fg(Class)h(1:)p 945 5710 2163 +4 v 943 5809 4 100 v 986 5779 a(Architecture)e(Le)n(v)o(el)p +1647 5809 V 146 w(Ex)o(ecution)f(Mode)p 2408 5809 V 190 +w(Implementation)p 3105 5809 V 945 5813 2163 4 v 943 +5912 4 100 v 1125 5882 a(Core)i(CPU)p 1647 5912 V 223 +w(User)g(and)g(Supervisor)p 2408 5912 V 81 w(Mandatory)e(al)o(w)o(ays)p +3105 5912 V 945 5915 2163 4 v Black 1839 6065 a(10)p +Black eop +%%Page: 11 11 +11 10 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 +b(1000)e(INSTR)m(UCTION)h(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 129 331 a Fd(Left)p Black 1 +TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +501 w(Middle)d(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g +(Middle)p Black 1 TeXcolorgray Black 1 TeXcolorgray Black +1 TeXcolorgray 498 w(Right)p Black -86 460 a Fc(l.load16u)81 +b(Load)35 b(Half)g(W)-11 b(ord)35 b(and)h(Extend)e(with)h(Zer)m(o)82 +b(l.load16u)p 150 807 3462 4 v 148 907 4 100 v 191 877 +a Fg(31)497 b(25)p 895 907 V 132 w(24)p 1160 907 V 131 +w(23)249 b(20)p 1658 907 V 82 w(19)f(16)p 2157 907 V +82 w(15)1244 b(0)p 3609 907 V 150 910 3462 4 v 148 1010 +4 100 v 331 980 a(opcode)18 b(0x9)p 895 1010 V 296 w(J)p +1160 1010 V 336 w(A)p 1658 1010 V 440 w(B)p 2157 1010 +V 933 w(J)p 3609 1010 V 150 1013 3462 4 v 148 1113 4 +100 v 432 1083 a(7)i(bits)p 895 1113 V 324 w(1)g(bits)p +1160 1113 V 200 w(4)g(bits)p 1658 1113 V 316 w(4)g(bits)p +2157 1113 V 773 w(16)g(bits)p 3609 1113 V 150 1116 3462 +4 v -128 1561 a Fb(F)m(ormat:)p Black Black 171 1805 +a Fa(l.load16u)50 b(rA,J\(rB\))-128 2199 y Fb(Description:)p +Black Black 171 2443 a Fa(Offset)f(is)e(sign-extended)k(and)c(added)i +(to)e(the)g(contents)i(of)f(general)g(register)i(rB.)d(Sum)171 +2551 y(represents)j(effective)g(address.)96 b(The)47 +b(half)h(word)g(in)f(memory)h(addressed)i(by)d(EA)g(is)g(loaded)171 +2659 y(into)h(the)g(low-order)h(16)e(bits)h(of)f(general)i(register)g +(rA.)f(High-order)i(16)d(bits)h(of)f(general)171 2767 +y(register)j(rA)d(are)g(replaced)i(with)f(zero.)-128 +3162 y Fb(Operation:)p Black Black 171 3397 a Fg(EA)21 +b(<-)f(e)o(xts\(Immediate\))e(+)i(rB)171 3496 y(rA[15:0])f(<-)h +(\(EA\)[15:0])171 3596 y(rA[31:16])e(<-)i(0)-128 3991 +y Fb(Notes:)p Black Black 654 5832 a Fg(Class)h(1:)p +945 5710 2163 4 v 943 5809 4 100 v 986 5779 a(Architecture)e(Le)n(v)o +(el)p 1647 5809 V 146 w(Ex)o(ecution)f(Mode)p 2408 5809 +V 190 w(Implementation)p 3105 5809 V 945 5813 2163 4 +v 943 5912 4 100 v 1125 5882 a(Core)i(CPU)p 1647 5912 +V 223 w(User)g(and)g(Supervisor)p 2408 5912 V 81 w(Mandatory)e(al)o(w)o +(ays)p 3105 5912 V 945 5915 2163 4 v Black 1839 6065 +a(11)p Black eop +%%Page: 12 12 +12 11 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 +b(1000)e(INSTR)m(UCTION)h(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 117 331 a Fd(Left)p Black 1 +TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +478 w(Middle)d(Middle)g(Middle)g(Middle)g(Middle)g(Middle)h(Middle)f +(Middle)p Black 1 TeXcolorgray Black 1 TeXcolorgray Black +1 TeXcolorgray 475 w(Right)p Black -86 460 a Fc(l.load16s)81 +b(Load)35 b(Half)g(W)-11 b(ord)35 b(and)h(Extend)e(with)h(Sign)82 +b(l.load16s)p 150 807 3462 4 v 148 907 4 100 v 191 877 +a Fg(31)497 b(25)p 895 907 V 132 w(24)p 1160 907 V 131 +w(23)249 b(20)p 1658 907 V 82 w(19)f(16)p 2157 907 V +82 w(15)1244 b(0)p 3609 907 V 150 910 3462 4 v 148 1010 +4 100 v 333 980 a(opcode)18 b(0xa)p 895 1010 V 299 w(J)p +1160 1010 V 336 w(A)p 1658 1010 V 440 w(B)p 2157 1010 +V 933 w(J)p 3609 1010 V 150 1013 3462 4 v 148 1113 4 +100 v 432 1083 a(7)i(bits)p 895 1113 V 324 w(1)g(bits)p +1160 1113 V 200 w(4)g(bits)p 1658 1113 V 316 w(4)g(bits)p +2157 1113 V 773 w(16)g(bits)p 3609 1113 V 150 1116 3462 +4 v -128 1561 a Fb(F)m(ormat:)p Black Black 171 1805 +a Fa(l.load16s)50 b(rA,J\(rB\))-128 2199 y Fb(Description:)p +Black Black 171 2443 a Fa(Offset)f(is)e(sign-extended)k(and)c(added)i +(to)e(the)g(contents)i(of)f(general)g(register)i(rB.)d(Sum)171 +2551 y(represents)j(effective)g(address.)96 b(The)47 +b(half)h(word)g(in)f(memory)h(addressed)i(by)d(EA)g(is)g(loaded)171 +2659 y(into)h(the)g(low-order)h(16)e(bits)h(of)f(general)i(register)g +(rA.)f(High-order)i(16)d(bits)h(of)f(general)171 2767 +y(register)j(rA)d(are)g(replaced)i(with)f(bit)g(15)f(of)g(the)g(loaded) +i(value.)-128 3162 y Fb(Operation:)p Black Black 171 +3397 a Fg(EA)21 b(<-)f(e)o(xts\(Immediate\))e(+)i(rB)171 +3496 y(rA[15:0])f(<-)h(\(EA\)[15:0])171 3596 y(rA[31:16])e(<-)i(rA[15]) +-128 3991 y Fb(Notes:)p Black Black 654 5832 a Fg(Class)h(1:)p +945 5710 2163 4 v 943 5809 4 100 v 986 5779 a(Architecture)e(Le)n(v)o +(el)p 1647 5809 V 146 w(Ex)o(ecution)f(Mode)p 2408 5809 +V 190 w(Implementation)p 3105 5809 V 945 5813 2163 4 +v 943 5912 4 100 v 1125 5882 a(Core)i(CPU)p 1647 5912 +V 223 w(User)g(and)g(Supervisor)p 2408 5912 V 81 w(Mandatory)e(al)o(w)o +(ays)p 3105 5912 V 945 5915 2163 4 v Black 1839 6065 +a(12)p Black eop +%%Page: 13 13 +13 12 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 +b(1000)e(INSTR)m(UCTION)h(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 93 331 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 277 w(Middle)d(Middle)g +(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +274 w(Right)p Black -86 460 a Fc(l.load8u)81 b(Load)35 +b(Byte)g(and)g(Extend)f(with)h(Zer)m(o)82 b(l.load8u)p +150 807 3462 4 v 148 907 4 100 v 191 877 a Fg(31)497 +b(25)p 895 907 V 132 w(24)p 1160 907 V 131 w(23)249 b(20)p +1658 907 V 82 w(19)f(16)p 2157 907 V 82 w(15)1244 b(0)p +3609 907 V 150 910 3462 4 v 148 1010 4 100 v 331 980 +a(opcode)18 b(0xb)p 895 1010 V 296 w(J)p 1160 1010 V +336 w(A)p 1658 1010 V 440 w(B)p 2157 1010 V 933 w(J)p +3609 1010 V 150 1013 3462 4 v 148 1113 4 100 v 432 1083 +a(7)i(bits)p 895 1113 V 324 w(1)g(bits)p 1160 1113 V +200 w(4)g(bits)p 1658 1113 V 316 w(4)g(bits)p 2157 1113 +V 773 w(16)g(bits)p 3609 1113 V 150 1116 3462 4 v -128 +1561 a Fb(F)m(ormat:)p Black Black 171 1805 a Fa(l.load8u)50 +b(rA,J\(rB\))-128 2199 y Fb(Description:)p Black Black +171 2443 a Fa(Offset)f(is)e(sign-extended)k(and)c(added)i(to)e(the)g +(contents)i(of)f(general)g(register)i(rB.)d(Sum)171 2551 +y(represents)j(effective)g(address.)96 b(The)47 b(byte)h(in)f(memory)h +(addressed)i(by)d(EA)g(is)g(loaded)171 2659 y(into)h(the)g(low-order)h +(eight)f(bits)g(of)f(general)i(register)g(rA.)f(High-order)i(24)d(bits) +h(of)171 2767 y(general)h(register)g(rA)f(are)f(replaced)i(with)f +(zero.)-128 3162 y Fb(Operation:)p Black Black 171 3397 +a Fg(EA)21 b(<-)f(e)o(xts\(Immediate\))e(+)i(rB)171 3496 +y(rA[7:0])f(<-)h(\(EA\)[7:0])171 3596 y(rA[31:8])f(<-)h(0)-128 +3991 y Fb(Notes:)p Black Black 654 5832 a Fg(Class)h(1:)p +945 5710 2163 4 v 943 5809 4 100 v 986 5779 a(Architecture)e(Le)n(v)o +(el)p 1647 5809 V 146 w(Ex)o(ecution)f(Mode)p 2408 5809 +V 190 w(Implementation)p 3105 5809 V 945 5813 2163 4 +v 943 5912 4 100 v 1125 5882 a(Core)i(CPU)p 1647 5912 +V 223 w(User)g(and)g(Supervisor)p 2408 5912 V 81 w(Mandatory)e(al)o(w)o +(ays)p 3105 5912 V 945 5915 2163 4 v Black 1839 6065 +a(13)p Black eop +%%Page: 14 14 +14 13 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 +b(1000)e(INSTR)m(UCTION)h(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 81 331 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 255 w(Middle)d(Middle)g +(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +251 w(Right)p Black -86 460 a Fc(l.load8s)81 b(Load)35 +b(Byte)g(and)g(Extend)f(with)h(Sign)82 b(l.load8s)p 150 +807 3462 4 v 148 907 4 100 v 191 877 a Fg(31)497 b(25)p +895 907 V 132 w(24)p 1160 907 V 131 w(23)249 b(20)p 1658 +907 V 82 w(19)f(16)p 2157 907 V 82 w(15)1244 b(0)p 3609 +907 V 150 910 3462 4 v 148 1010 4 100 v 333 980 a(opcode)18 +b(0xc)p 895 1010 V 299 w(J)p 1160 1010 V 336 w(A)p 1658 +1010 V 440 w(B)p 2157 1010 V 933 w(J)p 3609 1010 V 150 +1013 3462 4 v 148 1113 4 100 v 432 1083 a(7)i(bits)p +895 1113 V 324 w(1)g(bits)p 1160 1113 V 200 w(4)g(bits)p +1658 1113 V 316 w(4)g(bits)p 2157 1113 V 773 w(16)g(bits)p +3609 1113 V 150 1116 3462 4 v -128 1561 a Fb(F)m(ormat:)p +Black Black 171 1805 a Fa(l.load8s)50 b(rA,J\(rB\))-128 +2199 y Fb(Description:)p Black Black 171 2443 a Fa(Offset)f(is)e +(sign-extended)k(and)c(added)i(to)e(the)g(contents)i(of)f(general)g +(register)i(rB.)d(Sum)171 2551 y(represents)j(effective)g(address.)96 +b(The)47 b(byte)h(in)f(memory)h(addressed)i(by)d(EA)g(is)g(loaded)171 +2659 y(into)h(the)g(low-order)h(eight)f(bits)g(of)f(general)i(register) +g(rA.)f(High-order)i(24)d(bits)h(of)171 2767 y(general)h(register)g(rA) +f(are)f(replaced)i(with)f(bit)g(7)e(of)h(the)h(loaded)g(value.)-128 +3162 y Fb(Operation:)p Black Black 171 3397 a Fg(EA)21 +b(<-)f(e)o(xts\(Immediate\))e(+)i(rB)171 3496 y(rA[7:0])f(<-)h +(\(EA\)[7:0])171 3596 y(rA[31:8])f(<-)h(rA[8])-128 3991 +y Fb(Notes:)p Black Black 654 5832 a Fg(Class)h(1:)p +945 5710 2163 4 v 943 5809 4 100 v 986 5779 a(Architecture)e(Le)n(v)o +(el)p 1647 5809 V 146 w(Ex)o(ecution)f(Mode)p 2408 5809 +V 190 w(Implementation)p 3105 5809 V 945 5813 2163 4 +v 943 5912 4 100 v 1125 5882 a(Core)i(CPU)p 1647 5912 +V 223 w(User)g(and)g(Supervisor)p 2408 5912 V 81 w(Mandatory)e(al)o(w)o +(ays)p 3105 5912 V 945 5915 2163 4 v Black 1839 6065 +a(14)p Black eop +%%Page: 15 15 +15 14 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 +b(1000)e(INSTR)m(UCTION)h(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 77 331 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 245 w(Middle)d(Middle)g +(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +242 w(Right)p Black -86 460 a Fc(l.stor32)716 b(Stor)m(e)35 +b(W)-11 b(ord)718 b(l.stor32)p 150 807 3462 4 v 148 907 +4 100 v 191 877 a Fg(31)497 b(25)p 895 907 V 132 w(24)p +1160 907 V 131 w(23)249 b(20)p 1658 907 V 82 w(19)f(16)p +2157 907 V 82 w(15)1244 b(0)p 3609 907 V 150 910 3462 +4 v 148 1010 4 100 v 331 980 a(opcode)18 b(0xd)p 895 +1010 V 296 w(J)p 1160 1010 V 336 w(A)p 1658 1010 V 440 +w(B)p 2157 1010 V 933 w(J)p 3609 1010 V 150 1013 3462 +4 v 148 1113 4 100 v 432 1083 a(7)i(bits)p 895 1113 V +324 w(1)g(bits)p 1160 1113 V 200 w(4)g(bits)p 1658 1113 +V 316 w(4)g(bits)p 2157 1113 V 773 w(16)g(bits)p 3609 +1113 V 150 1116 3462 4 v -128 1561 a Fb(F)m(ormat:)p +Black Black 171 1805 a Fa(l.stor32)50 b(J\(rA\),rB)-128 +2199 y Fb(Description:)p Black Black 171 2443 a Fa(Offset)f(is)e +(sign-extended)k(and)c(added)i(to)e(the)g(contents)i(of)f(general)g +(register)i(rA.)d(Sum)171 2551 y(represents)j(effective)g(address.)96 +b(The)47 b(word)h(in)f(general)i(register)g(rB)e(is)g(stored)i(to)171 +2659 y(memory)g(addressed)g(by)f(EA.)-128 3054 y Fb(Operation:)p +Black Black 171 3289 a Fg(EA)21 b(<-)f(e)o(xts\(Immediate\))e(+)i(rA) +171 3388 y(\(EA\)[31:0])e(<-)i(rB)-128 3783 y Fb(Notes:)p +Black Black 654 5832 a Fg(Class)h(1:)p 945 5710 2163 +4 v 943 5809 4 100 v 986 5779 a(Architecture)e(Le)n(v)o(el)p +1647 5809 V 146 w(Ex)o(ecution)f(Mode)p 2408 5809 V 190 +w(Implementation)p 3105 5809 V 945 5813 2163 4 v 943 +5912 4 100 v 1125 5882 a(Core)i(CPU)p 1647 5912 V 223 +w(User)g(and)g(Supervisor)p 2408 5912 V 81 w(Mandatory)e(al)o(w)o(ays)p +3105 5912 V 945 5915 2163 4 v Black 1839 6065 a(15)p +Black eop +%%Page: 16 16 +16 15 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 +b(1000)e(INSTR)m(UCTION)h(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 77 331 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 245 w(Middle)d(Middle)g +(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +242 w(Right)p Black -86 460 a Fc(l.stor16)563 b(Stor)m(e)35 +b(Half)g(W)-11 b(ord)564 b(l.stor16)p 150 807 3462 4 +v 148 907 4 100 v 191 877 a Fg(31)497 b(25)p 895 907 +V 132 w(24)p 1160 907 V 131 w(23)249 b(20)p 1658 907 +V 82 w(19)f(16)p 2157 907 V 82 w(15)1244 b(0)p 3609 907 +V 150 910 3462 4 v 148 1010 4 100 v 334 980 a(opcode)18 +b(0x)o(e)p 895 1010 V 299 w(J)p 1160 1010 V 336 w(A)p +1658 1010 V 440 w(B)p 2157 1010 V 933 w(J)p 3609 1010 +V 150 1013 3462 4 v 148 1113 4 100 v 432 1083 a(7)i(bits)p +895 1113 V 324 w(1)g(bits)p 1160 1113 V 200 w(4)g(bits)p +1658 1113 V 316 w(4)g(bits)p 2157 1113 V 773 w(16)g(bits)p +3609 1113 V 150 1116 3462 4 v -128 1561 a Fb(F)m(ormat:)p +Black Black 171 1805 a Fa(l.stor16)50 b(J\(rA\),rB)-128 +2199 y Fb(Description:)p Black Black 171 2443 a Fa(Offset)f(is)e +(sign-extended)k(and)c(added)i(to)e(the)g(contents)i(of)f(general)g +(register)i(rA.)d(Sum)171 2551 y(represents)j(effective)g(address.)96 +b(The)47 b(low-order)j(16)d(bits)h(of)f(general)i(register)g(rB)171 +2659 y(are)f(stored)g(to)f(memory)i(addressed)h(by)d(EA.)-128 +3054 y Fb(Operation:)p Black Black 171 3289 a Fg(EA)21 +b(<-)f(e)o(xts\(Immediate\))e(+)i(rA)171 3388 y(\(EA\)[15:0])e(<-)i +(rB[15:0])-128 3783 y Fb(Notes:)p Black Black 654 5832 +a Fg(Class)h(1:)p 945 5710 2163 4 v 943 5809 4 100 v +986 5779 a(Architecture)e(Le)n(v)o(el)p 1647 5809 V 146 +w(Ex)o(ecution)f(Mode)p 2408 5809 V 190 w(Implementation)p +3105 5809 V 945 5813 2163 4 v 943 5912 4 100 v 1125 5882 +a(Core)i(CPU)p 1647 5912 V 223 w(User)g(and)g(Supervisor)p +2408 5912 V 81 w(Mandatory)e(al)o(w)o(ays)p 3105 5912 +V 945 5915 2163 4 v Black 1839 6065 a(16)p Black eop +%%Page: 17 17 +17 16 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 +b(1000)e(INSTR)m(UCTION)h(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 41 331 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 209 w(Middle)d(Middle)g +(Middle)h(Middle)f(Middle)g(Middle)g(Middle)g(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +206 w(Right)p Black -86 460 a Fc(l.stor8)751 b(Stor)m(e)35 +b(Byte)752 b(l.stor8)p 150 807 3462 4 v 148 907 4 100 +v 191 877 a Fg(31)497 b(25)p 895 907 V 132 w(24)p 1160 +907 V 131 w(23)249 b(20)p 1658 907 V 82 w(19)f(16)p 2157 +907 V 82 w(15)1244 b(0)p 3609 907 V 150 910 3462 4 v +148 1010 4 100 v 338 980 a(opcode)18 b(0xf)p 895 1010 +V 303 w(J)p 1160 1010 V 336 w(A)p 1658 1010 V 440 w(B)p +2157 1010 V 933 w(J)p 3609 1010 V 150 1013 3462 4 v 148 +1113 4 100 v 432 1083 a(7)i(bits)p 895 1113 V 324 w(1)g(bits)p +1160 1113 V 200 w(4)g(bits)p 1658 1113 V 316 w(4)g(bits)p +2157 1113 V 773 w(16)g(bits)p 3609 1113 V 150 1116 3462 +4 v -128 1561 a Fb(F)m(ormat:)p Black Black 171 1805 +a Fa(l.stor8)49 b(J\(rA\),rB)-128 2199 y Fb(Description:)p +Black Black 171 2443 a Fa(Offset)g(is)e(sign-extended)k(and)c(added)i +(to)e(the)g(contents)i(of)f(general)g(register)i(rA.)d(Sum)171 +2551 y(represents)j(effective)g(address.)96 b(The)47 +b(low-order)j(8)c(bits)i(of)f(general)i(register)g(rB)171 +2659 y(are)f(stored)g(to)f(memory)i(addressed)h(by)d(EA.)-128 +3054 y Fb(Operation:)p Black Black 171 3289 a Fg(EA)21 +b(<-)f(e)o(xts\(Immediate\))e(+)i(rA)171 3388 y(\(EA\)[7:0])e(<-)j +(rB[7:0])-128 3783 y Fb(Notes:)p Black Black 654 5832 +a Fg(Class)g(1:)p 945 5710 2163 4 v 943 5809 4 100 v +986 5779 a(Architecture)e(Le)n(v)o(el)p 1647 5809 V 146 +w(Ex)o(ecution)f(Mode)p 2408 5809 V 190 w(Implementation)p +3105 5809 V 945 5813 2163 4 v 943 5912 4 100 v 1125 5882 +a(Core)i(CPU)p 1647 5912 V 223 w(User)g(and)g(Supervisor)p +2408 5912 V 81 w(Mandatory)e(al)o(w)o(ays)p 3105 5912 +V 945 5915 2163 4 v Black 1839 6065 a(17)p Black eop +%%Page: 18 18 +18 17 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 +b(1000)e(INSTR)m(UCTION)h(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 121 331 a Fd(Left)p Black 1 +TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +289 w(Middle)d(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g +(Middle)p Black 1 TeXcolorgray Black 1 TeXcolorgray Black +1 TeXcolorgray 286 w(Right)p Black -86 460 a Fc(l.addi32s)365 +b(Add)35 b(Immediate)e(Signed)365 b(l.addi32s)p 158 807 +3446 4 v 156 907 4 100 v 199 877 a Fg(31)414 b(26)p 820 +907 V 82 w(25)82 b(24)p 1152 907 V 82 w(23)248 b(20)p +1650 907 V 83 w(19)g(16)p 2148 907 V 82 w(15)1244 b(0)p +3601 907 V 158 910 3446 4 v 156 1010 4 100 v 297 980 +a(opcode)19 b(0x8)p 820 1010 V 274 w(K)p 1152 1010 V +355 w(A)p 1650 1010 V 440 w(B)p 2148 1010 V 919 w(K)p +3601 1010 V 158 1013 3446 4 v 156 1113 4 100 v 399 1083 +a(6)h(bits)p 820 1113 V 316 w(2)g(bits)p 1152 1113 V +233 w(4)g(bits)p 1650 1113 V 316 w(4)g(bits)p 2148 1113 +V 773 w(16)f(bits)p 3601 1113 V 158 1116 3446 4 v -128 +1561 a Fb(F)m(ormat:)p Black Black 171 1805 a Fa(l.addi32s)50 +b(rA,rB,K)-128 2199 y Fb(Description:)p Black Black 171 +2443 a Fa(Immediate)g(is)d(signed-extended)52 b(and)47 +b(added)h(to)g(the)f(contents)i(of)e(general)i(register)171 +2551 y(rB)e(to)h(form)f(the)h(result.)95 b(The)47 b(result)i(is)e +(placed)i(into)e(general)i(register)h(rA.)-128 2946 y +Fb(Operation:)p Black Black 171 3181 a Fg(rA)21 b(<-)f(rB)h(+)f(e)o +(xts\(Immediate\))-128 3576 y Fb(Notes:)p Black Black +654 5832 a Fg(Class)h(1:)p 945 5710 2163 4 v 943 5809 +4 100 v 986 5779 a(Architecture)e(Le)n(v)o(el)p 1647 +5809 V 146 w(Ex)o(ecution)f(Mode)p 2408 5809 V 190 w(Implementation)p +3105 5809 V 945 5813 2163 4 v 943 5912 4 100 v 1125 5882 +a(Core)i(CPU)p 1647 5912 V 223 w(User)g(and)g(Supervisor)p +2408 5912 V 81 w(Mandatory)e(al)o(w)o(ays)p 3105 5912 +V 945 5915 2163 4 v Black 1839 6065 a(18)p Black eop +%%Page: 19 19 +19 18 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 +b(1000)e(INSTR)m(UCTION)h(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 113 331 a Fd(Left)p Black 1 +TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +281 w(Middle)d(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g +(Middle)p Black 1 TeXcolorgray Black 1 TeXcolorgray Black +1 TeXcolorgray 278 w(Right)p Black -86 460 a Fc(l.subi32s)229 +b(Subtract)34 b(Immediate)g(Signed)229 b(l.subi32s)p +158 807 3446 4 v 156 907 4 100 v 199 877 a Fg(31)414 +b(26)p 820 907 V 82 w(25)82 b(24)p 1152 907 V 82 w(23)248 +b(20)p 1650 907 V 83 w(19)g(16)p 2148 907 V 82 w(15)1244 +b(0)p 3601 907 V 158 910 3446 4 v 156 1010 4 100 v 297 +980 a(opcode)19 b(0x9)p 820 1010 V 274 w(K)p 1152 1010 +V 355 w(A)p 1650 1010 V 440 w(B)p 2148 1010 V 919 w(K)p +3601 1010 V 158 1013 3446 4 v 156 1113 4 100 v 399 1083 +a(6)h(bits)p 820 1113 V 316 w(2)g(bits)p 1152 1113 V +233 w(4)g(bits)p 1650 1113 V 316 w(4)g(bits)p 2148 1113 +V 773 w(16)f(bits)p 3601 1113 V 158 1116 3446 4 v -128 +1561 a Fb(F)m(ormat:)p Black Black 171 1805 a Fa(l.subi32s)50 +b(rA,rB,K)-128 2199 y Fb(Description:)p Black Black 171 +2443 a Fa(Immediate)g(is)d(signed-extended)52 b(and)47 +b(subtracted)j(from)e(the)g(contents)h(of)e(general)i(register)171 +2551 y(rB)e(to)h(form)f(the)h(result.)95 b(The)47 b(result)i(is)e +(placed)i(into)e(general)i(register)h(rA.)-128 2946 y +Fb(Operation:)p Black Black 171 3181 a Fg(rA)21 b(<-)f(rB)h(-)f(e)o +(xts\(Immediate\))-128 3576 y Fb(Notes:)p Black Black +654 5832 a Fg(Class)h(1:)p 945 5710 2163 4 v 943 5809 +4 100 v 986 5779 a(Architecture)e(Le)n(v)o(el)p 1647 +5809 V 146 w(Ex)o(ecution)f(Mode)p 2408 5809 V 190 w(Implementation)p +3105 5809 V 945 5813 2163 4 v 943 5912 4 100 v 1125 5882 +a(Core)i(CPU)p 1647 5912 V 223 w(User)g(and)g(Supervisor)p +2408 5912 V 81 w(Mandatory)e(al)o(w)o(ays)p 3105 5912 +V 945 5915 2163 4 v Black 1839 6065 a(19)p Black eop +%%Page: 20 20 +20 19 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 +b(1000)e(INSTR)m(UCTION)h(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 125 331 a Fd(Left)p Black 1 +TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +293 w(Middle)d(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g +(Middle)p Black 1 TeXcolorgray Black 1 TeXcolorgray Black +1 TeXcolorgray 290 w(Right)p Black -86 460 a Fc(l.muli32s)229 +b(Multiply)35 b(Immediate)e(Signed)230 b(l.muli32s)p +241 807 3280 4 v 239 907 4 100 v 282 877 a Fg(31)580 +b(24)p 1069 907 V 82 w(23)248 b(20)p 1567 907 V 82 w(19)h(16)p +2065 907 V 82 w(15)1244 b(0)p 3518 907 V 241 910 3280 +4 v 239 1010 4 100 v 442 980 a(opcode)19 b(0x28)p 1069 +1010 V 419 w(A)p 1567 1010 V 440 w(B)p 2065 1010 V 935 +w(I)p 3518 1010 V 241 1013 3280 4 v 239 1113 4 100 v +565 1083 a(8)h(bits)p 1069 1113 V 482 w(4)g(bits)p 1567 +1113 V 316 w(4)g(bits)p 2065 1113 V 773 w(16)f(bits)p +3518 1113 V 241 1116 3280 4 v -128 1561 a Fb(F)m(ormat:)p +Black Black 171 1805 a Fa(l.muli32s)50 b(rA,rB,I)-128 +2199 y Fb(Description:)p Black Black 171 2443 a Fa(Immediate)g(and)d +(the)h(contents)h(of)e(general)i(register)g(rB)e(are)h(multiplied)i +(and)d(the)h(result)171 2551 y(is)f(truncated)j(to)d(32)g(bits)h(and)f +(placed)i(into)f(general)h(register)g(rA.)-128 2946 y +Fb(Operation:)p Black Black 171 3181 a Fg(rA)21 b(<-)f(rB)h(*)f +(Immediate)-128 3576 y Fb(Notes:)p Black Black 698 5832 +a Fg(Class)h(2:)p 989 5710 2075 4 v 987 5809 4 100 v +1030 5779 a(Architecture)e(Le)n(v)o(el)p 1692 5809 V +146 w(Ex)o(ecution)f(Mode)p 2452 5809 V 146 w(Implementation)p +3061 5809 V 989 5813 2075 4 v 987 5912 4 100 v 1169 5882 +a(Core)i(CPU)p 1692 5912 V 223 w(User)g(and)g(Supervisor)p +2452 5912 V 94 w(Recommended)p 3061 5912 V 989 5915 2075 +4 v Black 1839 6065 a(20)p Black eop +%%Page: 21 21 +21 20 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 +b(1000)e(INSTR)m(UCTION)h(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 81 331 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 349 w(Middle)d(Middle)g +(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +346 w(Right)p Black -86 460 a Fc(l.xori16)81 b(Exclusi)o(v)o(e)33 +b(Or)i(Immediate)e(Half)i(W)-11 b(ord)83 b(l.xori16)p +241 807 3280 4 v 239 907 4 100 v 282 877 a Fg(31)580 +b(24)p 1069 907 V 82 w(23)248 b(20)p 1567 907 V 82 w(19)h(16)p +2065 907 V 82 w(15)1244 b(0)p 3518 907 V 241 910 3280 +4 v 239 1010 4 100 v 442 980 a(opcode)19 b(0x29)p 1069 +1010 V 419 w(A)p 1567 1010 V 440 w(B)p 2065 1010 V 935 +w(I)p 3518 1010 V 241 1013 3280 4 v 239 1113 4 100 v +565 1083 a(8)h(bits)p 1069 1113 V 482 w(4)g(bits)p 1567 +1113 V 316 w(4)g(bits)p 2065 1113 V 773 w(16)f(bits)p +3518 1113 V 241 1116 3280 4 v -128 1561 a Fb(F)m(ormat:)p +Black Black 171 1805 a Fa(l.xori16)50 b(rA,rB,I)-128 +2199 y Fb(Description:)p Black Black 171 2443 a Fa(Immediate)g(is)d +(zero-extended)k(and)d(combined)h(with)f(the)f(contents)i(of)e(general) +i(register)171 2551 y(rB)e(in)h(a)e(bit-wise)j(logical)g(XOR)f +(operation.)96 b(The)48 b(result)g(is)f(placed)i(into)f(general)171 +2659 y(register)i(rA.)-128 3054 y Fb(Operation:)p Black +Black 171 3289 a Fg(rA)21 b(<-)f(rB)h(XOR)g(e)o(xts\(Immediate\))-128 +3684 y Fb(Notes:)p Black Black 698 5832 a Fg(Class)g(3:)p +989 5710 2075 4 v 987 5809 4 100 v 1030 5779 a(Architecture)e(Le)n(v)o +(el)p 1692 5809 V 146 w(Ex)o(ecution)f(Mode)p 2452 5809 +V 146 w(Implementation)p 3061 5809 V 989 5813 2075 4 +v 987 5912 4 100 v 1169 5882 a(Core)i(CPU)p 1692 5912 +V 223 w(User)g(and)g(Supervisor)p 2452 5912 V 198 w(Optional)p +3061 5912 V 989 5915 2075 4 v Black 1839 6065 a(21)p +Black eop +%%Page: 22 22 +22 21 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 +b(1000)e(INSTR)m(UCTION)h(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 192 331 a Fd(Left)p Black 1 +TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +721 w(Middle)d(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g +(Middle)p Black 1 TeXcolorgray Black 1 TeXcolorgray Black +1 TeXcolorgray 717 w(Right)p Black -86 460 a Fc(l.immlo16u)80 +b(Immediate)34 b(Lo)o(w-Order)e(Half)j(W)-11 b(ord)36 +b(Unsigned)81 b(l.immlo16u)p 241 807 3280 4 v 239 907 +4 100 v 282 877 a Fg(31)580 b(24)p 1069 907 V 82 w(23)248 +b(20)p 1567 907 V 82 w(19)h(16)p 2065 907 V 82 w(15)1244 +b(0)p 3518 907 V 241 910 3280 4 v 239 1010 4 100 v 445 +980 a(opcode)18 b(0x2a)p 1069 1010 V 422 w(A)p 1567 1010 +V 328 w(reserv)o(ed)p 2065 1010 V 820 w(I)p 3518 1010 +V 241 1013 3280 4 v 239 1113 4 100 v 565 1083 a(8)i(bits)p +1069 1113 V 482 w(4)g(bits)p 1567 1113 V 316 w(4)g(bits)p +2065 1113 V 773 w(16)f(bits)p 3518 1113 V 241 1116 3280 +4 v -128 1561 a Fb(F)m(ormat:)p Black Black 171 1805 +a Fa(l.immlo16u)50 b(rA,lo\(I\))-128 2199 y Fb(Description:)p +Black Black 171 2443 a Fa(16)d(bit)h(immediate)h(is)f(placed)g(into)g +(low-order)i(16)d(bits)g(of)h(general)g(register)i(rA.)-128 +2838 y Fb(Operation:)p Black Black 171 3073 a Fg(rA[15:0])19 +b(<-)h(Immediate)-128 3468 y Fb(Notes:)p Black Black +654 5832 a Fg(Class)h(1:)p 945 5710 2163 4 v 943 5809 +4 100 v 986 5779 a(Architecture)e(Le)n(v)o(el)p 1647 +5809 V 146 w(Ex)o(ecution)f(Mode)p 2408 5809 V 190 w(Implementation)p +3105 5809 V 945 5813 2163 4 v 943 5912 4 100 v 1125 5882 +a(Core)i(CPU)p 1647 5912 V 223 w(User)g(and)g(Supervisor)p +2408 5912 V 81 w(Mandatory)e(al)o(w)o(ays)p 3105 5912 +V 945 5915 2163 4 v Black 1839 6065 a(22)p Black eop +%%Page: 23 23 +23 22 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 +b(1000)e(INSTR)m(UCTION)h(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 196 331 a Fd(Left)p Black 1 +TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +742 w(Middle)d(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g +(Middle)p Black 1 TeXcolorgray Black 1 TeXcolorgray Black +1 TeXcolorgray 738 w(Right)p Black -86 460 a Fc(l.immhi16u)80 +b(Immediate)34 b(High-Order)f(Half)i(W)-11 b(ord)35 b(Unsigned)81 +b(l.immhi16u)p 241 807 3280 4 v 239 907 4 100 v 282 877 +a Fg(31)580 b(24)p 1069 907 V 82 w(23)248 b(20)p 1567 +907 V 82 w(19)h(16)p 2065 907 V 82 w(15)1244 b(0)p 3518 +907 V 241 910 3280 4 v 239 1010 4 100 v 442 980 a(opcode)19 +b(0x2b)p 1069 1010 V 419 w(A)p 1567 1010 V 328 w(reserv)o(ed)p +2065 1010 V 820 w(I)p 3518 1010 V 241 1013 3280 4 v 239 +1113 4 100 v 565 1083 a(8)h(bits)p 1069 1113 V 482 w(4)g(bits)p +1567 1113 V 316 w(4)g(bits)p 2065 1113 V 773 w(16)f(bits)p +3518 1113 V 241 1116 3280 4 v -128 1561 a Fb(F)m(ormat:)p +Black Black 171 1805 a Fa(l.immhi16u)50 b(rA,hi\(I\))-128 +2199 y Fb(Description:)p Black Black 171 2443 a Fa(16)d(bit)h +(immediate)h(is)f(placed)g(into)g(high-order)i(16)d(bits)h(of)f +(general)i(register)g(rA.)-128 2838 y Fb(Operation:)p +Black Black 171 3073 a Fg(rA[31:16])18 b(<-)i(Immediate)-128 +3468 y Fb(Notes:)p Black Black 654 5832 a Fg(Class)h(1:)p +945 5710 2163 4 v 943 5809 4 100 v 986 5779 a(Architecture)e(Le)n(v)o +(el)p 1647 5809 V 146 w(Ex)o(ecution)f(Mode)p 2408 5809 +V 190 w(Implementation)p 3105 5809 V 945 5813 2163 4 +v 943 5912 4 100 v 1125 5882 a(Core)i(CPU)p 1647 5912 +V 223 w(User)g(and)g(Supervisor)p 2408 5912 V 81 w(Mandatory)e(al)o(w)o +(ays)p 3105 5912 V 945 5915 2163 4 v Black 1839 6065 +a(23)p Black eop +%%Page: 24 24 +24 23 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 +b(1000)e(INSTR)m(UCTION)h(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 93 331 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 261 w(Middle)d(Middle)g +(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +259 w(Right)p Black -86 460 a Fc(l.sub32s)578 b(Subtract)34 +b(Signed)579 b(l.sub32s)p 110 807 3540 4 v 108 907 4 +100 v 152 877 a Fg(31)h(24)p 939 907 V 82 w(23)248 b(20)p +1437 907 V 82 w(19)g(16)p 1935 907 V 82 w(15)g(12)p 2433 +907 V 82 w(11)254 b(8)p 2901 907 V 89 w(7)580 b(0)p 3649 +907 V 110 910 3540 4 v 108 1010 4 100 v 315 980 a(opcode)18 +b(0x2c)p 939 1010 V 422 w(A)p 1437 1010 V 440 w(B)p 1935 +1010 V 443 w(C)p 2433 1010 V 263 w(opcode)h(0x0)p 2901 +1010 V 274 w(reserv)o(ed)p 3649 1010 V 110 1013 3540 +4 v 108 1113 4 100 v 434 1083 a(8)i(bits)p 939 1113 V +482 w(4)f(bits)p 1437 1113 V 316 w(4)g(bits)p 1935 1113 +V 316 w(4)g(bits)p 2433 1113 V 301 w(4)g(bits)p 2901 +1113 V 426 w(8)g(bits)p 3649 1113 V 110 1116 3540 4 v +-128 1561 a Fb(F)m(ormat:)p Black Black 171 1805 a Fa(l.sub32s)50 +b(rA,rB,rC)-128 2199 y Fb(Description:)p Black Black +171 2443 a Fa(The)e(contents)h(of)e(general)i(register)g(rC)e(is)g +(subtracted)j(from)e(the)g(contents)h(of)e(general)171 +2551 y(register)j(rB)d(to)g(form)h(the)f(result.)95 b(The)48 +b(result)g(is)f(placed)i(into)f(general)h(register)171 +2659 y(rA.)-128 3054 y Fb(Operation:)p Black Black 171 +3289 a Fg(rA)21 b(<-)f(rB)h(-)f(rC)-128 3684 y Fb(Notes:)p +Black Black 654 5832 a Fg(Class)h(1:)p 945 5710 2163 +4 v 943 5809 4 100 v 986 5779 a(Architecture)e(Le)n(v)o(el)p +1647 5809 V 146 w(Ex)o(ecution)f(Mode)p 2408 5809 V 190 +w(Implementation)p 3105 5809 V 945 5813 2163 4 v 943 +5912 4 100 v 1125 5882 a(Core)i(CPU)p 1647 5912 V 223 +w(User)g(and)g(Supervisor)p 2408 5912 V 81 w(Mandatory)e(al)o(w)o(ays)p +3105 5912 V 945 5915 2163 4 v Black 1839 6065 a(24)p +Black eop +%%Page: 25 25 +25 24 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 +b(1000)e(INSTR)m(UCTION)h(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 81 331 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 249 w(Middle)d(Middle)g +(Middle)g(Middle)g(Middle)g(Middle)g(Middle)h(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +246 w(Right)p Black -86 460 a Fc(l.shla32)425 b(Shift)35 +b(Left)g(Arithmetic)424 b(l.shla32)p 53 807 3654 4 v +51 907 4 100 v 95 877 a Fg(31)580 b(24)p 882 907 V 82 +w(23)248 b(20)p 1380 907 V 82 w(19)g(16)p 1878 907 V +82 w(15)h(12)p 2376 907 V 82 w(11)k(8)p 2844 907 V 89 +w(7)331 b(3)p 3343 907 V 83 w(2)181 b(0)p 3706 907 V +53 910 3654 4 v 51 1010 4 100 v 258 980 a(opcode)18 b(0x2c)p +882 1010 V 422 w(A)p 1380 1010 V 440 w(B)p 1878 1010 +V 443 w(C)p 2376 1010 V 264 w(opcode)g(0x1)p 2844 1010 +V 264 w(L)p 3343 1010 V 265 w(reserv)o(ed)p 3706 1010 +V 53 1013 3654 4 v 51 1113 4 100 v 377 1083 a(8)j(bits)p +882 1113 V 482 w(4)f(bits)p 1380 1113 V 316 w(4)g(bits)p +1878 1113 V 316 w(4)g(bits)p 2376 1113 V 301 w(4)g(bits)p +2844 1113 V 301 w(5)g(bits)p 3343 1113 V 249 w(3)g(bits)p +3706 1113 V 53 1116 3654 4 v -128 1561 a Fb(F)m(ormat:)p +Black Black 171 1805 a Fa(l.shla32)50 b(rA,rB,rC,L)-128 +2199 y Fb(Description:)p Black Black 171 2443 a Fa(Immediate)g(is)d +(combined)i(with)f(low-order)i(5)c(bits)i(of)f(general)i(register)h(rC) +d(in)g(a)f(bit-wise)171 2551 y(logical)j(OR)e(operation.)97 +b(The)47 b(result)i(specifies)g(the)f(number)g(of)f(bit)h(positions)h +(the)171 2659 y(contents)h(of)d(general)i(register)g(rB)e(are)g +(shifted)i(left,)f(inserting)i(zeros)e(into)g(the)171 +2767 y(low-order)i(bits.)-128 3162 y Fb(Operation:)p +Black Black 171 3397 a Fg(b)21 b(<-)f(Immediate)f(|)h(rC)171 +3496 y(rA[31:b])f(<-)h(rB[31-b:0])171 3596 y(rA[b:0])f(<-)h(0)-128 +3991 y Fb(Notes:)p Black Black 654 5832 a Fg(Class)h(1:)p +945 5710 2163 4 v 943 5809 4 100 v 986 5779 a(Architecture)e(Le)n(v)o +(el)p 1647 5809 V 146 w(Ex)o(ecution)f(Mode)p 2408 5809 +V 190 w(Implementation)p 3105 5809 V 945 5813 2163 4 +v 943 5912 4 100 v 1125 5882 a(Core)i(CPU)p 1647 5912 +V 223 w(User)g(and)g(Supervisor)p 2408 5912 V 81 w(Mandatory)e(al)o(w)o +(ays)p 3105 5912 V 945 5915 2163 4 v Black 1839 6065 +a(25)p Black eop +%%Page: 26 26 +26 25 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 +b(1000)e(INSTR)m(UCTION)h(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 93 331 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 261 w(Middle)d(Middle)g +(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +258 w(Right)p Black -86 460 a Fc(l.shra32)381 b(Shift)35 +b(Right)f(Arithmetic)380 b(l.shra32)p 53 807 3654 4 v +51 907 4 100 v 95 877 a Fg(31)580 b(24)p 882 907 V 82 +w(23)248 b(20)p 1380 907 V 82 w(19)g(16)p 1878 907 V +82 w(15)h(12)p 2376 907 V 82 w(11)k(8)p 2844 907 V 89 +w(7)331 b(3)p 3343 907 V 83 w(2)181 b(0)p 3706 907 V +53 910 3654 4 v 51 1010 4 100 v 258 980 a(opcode)18 b(0x2c)p +882 1010 V 422 w(A)p 1380 1010 V 440 w(B)p 1878 1010 +V 443 w(C)p 2376 1010 V 264 w(opcode)g(0x2)p 2844 1010 +V 264 w(L)p 3343 1010 V 265 w(reserv)o(ed)p 3706 1010 +V 53 1013 3654 4 v 51 1113 4 100 v 377 1083 a(8)j(bits)p +882 1113 V 482 w(4)f(bits)p 1380 1113 V 316 w(4)g(bits)p +1878 1113 V 316 w(4)g(bits)p 2376 1113 V 301 w(4)g(bits)p +2844 1113 V 301 w(5)g(bits)p 3343 1113 V 249 w(3)g(bits)p +3706 1113 V 53 1116 3654 4 v -128 1561 a Fb(F)m(ormat:)p +Black Black 171 1805 a Fa(l.shra32)50 b(rA,rB,rC,L)-128 +2199 y Fb(Description:)p Black Black 171 2443 a Fa(Immediate)g(is)d +(combined)i(with)f(low-order)i(5)c(bits)i(of)f(general)i(register)h(rC) +d(in)g(a)f(bit-wise)171 2551 y(logical)j(OR)e(operation.)97 +b(The)47 b(result)i(specifies)g(the)f(number)g(of)f(bit)h(positions)h +(the)171 2659 y(contents)h(of)d(general)i(register)g(rB)e(are)g +(shifted)i(right,)g(sign-extending)i(the)d(high-order)171 +2767 y(bits.)-128 3162 y Fb(Operation:)p Black Black +171 3397 a Fg(b)21 b(<-)f(Immediate)f(|)h(rC)171 3496 +y(rA[31-b:0])e(<-)i(rB[31:b])171 3596 y(rA[31-b:31])d(<-)j(rB[31])-128 +3991 y Fb(Notes:)p Black Black 654 5832 a Fg(Class)h(1:)p +945 5710 2163 4 v 943 5809 4 100 v 986 5779 a(Architecture)e(Le)n(v)o +(el)p 1647 5809 V 146 w(Ex)o(ecution)f(Mode)p 2408 5809 +V 190 w(Implementation)p 3105 5809 V 945 5813 2163 4 +v 943 5912 4 100 v 1125 5882 a(Core)i(CPU)p 1647 5912 +V 223 w(User)g(and)g(Supervisor)p 2408 5912 V 81 w(Mandatory)e(al)o(w)o +(ays)p 3105 5912 V 945 5915 2163 4 v Black 1839 6065 +a(26)p Black eop +%%Page: 27 27 +27 26 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 +b(1000)e(INSTR)m(UCTION)h(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 77 331 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 245 w(Middle)d(Middle)g +(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +243 w(Right)p Black -86 460 a Fc(l.shrl32)489 b(Shift)34 +b(Right)h(Logical)489 b(l.shrl32)p 53 807 3654 4 v 51 +907 4 100 v 95 877 a Fg(31)580 b(24)p 882 907 V 82 w(23)248 +b(20)p 1380 907 V 82 w(19)g(16)p 1878 907 V 82 w(15)h(12)p +2376 907 V 82 w(11)k(8)p 2844 907 V 89 w(7)331 b(3)p +3343 907 V 83 w(2)181 b(0)p 3706 907 V 53 910 3654 4 +v 51 1010 4 100 v 258 980 a(opcode)18 b(0x2c)p 882 1010 +V 422 w(A)p 1380 1010 V 440 w(B)p 1878 1010 V 443 w(C)p +2376 1010 V 264 w(opcode)g(0x3)p 2844 1010 V 264 w(L)p +3343 1010 V 265 w(reserv)o(ed)p 3706 1010 V 53 1013 3654 +4 v 51 1113 4 100 v 377 1083 a(8)j(bits)p 882 1113 V +482 w(4)f(bits)p 1380 1113 V 316 w(4)g(bits)p 1878 1113 +V 316 w(4)g(bits)p 2376 1113 V 301 w(4)g(bits)p 2844 +1113 V 301 w(5)g(bits)p 3343 1113 V 249 w(3)g(bits)p +3706 1113 V 53 1116 3654 4 v -128 1561 a Fb(F)m(ormat:)p +Black Black 171 1805 a Fa(l.shrl32)50 b(rA,rB,rC,L)-128 +2199 y Fb(Description:)p Black Black 171 2443 a Fa(Immediate)g(is)d +(combined)i(with)f(low-order)i(5)c(bits)i(of)f(general)i(register)h(rC) +d(in)g(a)f(bit-wise)171 2551 y(logical)j(OR)e(operation.)97 +b(The)47 b(result)i(specifies)g(the)f(number)g(of)f(bit)h(positions)h +(the)171 2659 y(contents)h(of)d(general)i(register)g(rB)e(are)g +(shifted)i(right,)g(inserting)g(zeros)g(into)e(the)171 +2767 y(high-order)j(bits.)-128 3162 y Fb(Operation:)p +Black Black 171 3397 a Fg(b)21 b(<-)f(Immediate)f(|)h(rC)171 +3496 y(rA[31-b:0])e(<-)i(rB[31:b])171 3596 y(rA[31-b:31])d(<-)j(0)-128 +3991 y Fb(Notes:)p Black Black 654 5832 a Fg(Class)h(1:)p +945 5710 2163 4 v 943 5809 4 100 v 986 5779 a(Architecture)e(Le)n(v)o +(el)p 1647 5809 V 146 w(Ex)o(ecution)f(Mode)p 2408 5809 +V 190 w(Implementation)p 3105 5809 V 945 5813 2163 4 +v 943 5912 4 100 v 1125 5882 a(Core)i(CPU)p 1647 5912 +V 223 w(User)g(and)g(Supervisor)p 2408 5912 V 81 w(Mandatory)e(al)o(w)o +(ays)p 3105 5912 V 945 5915 2163 4 v Black 1839 6065 +a(27)p Black eop +%%Page: 28 28 +28 27 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 +b(1000)e(INSTR)m(UCTION)h(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 73 331 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 241 w(Middle)d(Middle)g +(Middle)h(Middle)f(Middle)g(Middle)g(Middle)g(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +238 w(Right)p Black -86 460 a Fc(l.and32)939 b(And)h(l.and32)p +110 807 3540 4 v 108 907 4 100 v 152 877 a Fg(31)580 +b(24)p 939 907 V 82 w(23)248 b(20)p 1437 907 V 82 w(19)g(16)p +1935 907 V 82 w(15)g(12)p 2433 907 V 82 w(11)254 b(8)p +2901 907 V 89 w(7)580 b(0)p 3649 907 V 110 910 3540 4 +v 108 1010 4 100 v 315 980 a(opcode)18 b(0x2c)p 939 1010 +V 422 w(A)p 1437 1010 V 440 w(B)p 1935 1010 V 443 w(C)p +2433 1010 V 263 w(opcode)h(0x4)p 2901 1010 V 274 w(reserv)o(ed)p +3649 1010 V 110 1013 3540 4 v 108 1113 4 100 v 434 1083 +a(8)i(bits)p 939 1113 V 482 w(4)f(bits)p 1437 1113 V +316 w(4)g(bits)p 1935 1113 V 316 w(4)g(bits)p 2433 1113 +V 301 w(4)g(bits)p 2901 1113 V 426 w(8)g(bits)p 3649 +1113 V 110 1116 3540 4 v -128 1561 a Fb(F)m(ormat:)p +Black Black 171 1805 a Fa(l.and32)49 b(rA,rB,rC)-128 +2199 y Fb(Description:)p Black Black 171 2443 a Fa(The)f(contents)h(of) +e(general)i(register)g(rB)e(are)h(combined)h(with)f(the)f(contents)j +(of)d(general)171 2551 y(register)j(rC)d(in)g(a)f(bit-wise)k(logical)f +(AND)e(operation.)96 b(The)48 b(result)g(is)g(placed)g(into)171 +2659 y(general)h(register)g(rA.)-128 3054 y Fb(Operation:)p +Black Black 171 3289 a Fg(rA)21 b(<-)f(rB)h(AND)f(rC)-128 +3684 y Fb(Notes:)p Black Black 654 5832 a Fg(Class)h(1:)p +945 5710 2163 4 v 943 5809 4 100 v 986 5779 a(Architecture)e(Le)n(v)o +(el)p 1647 5809 V 146 w(Ex)o(ecution)f(Mode)p 2408 5809 +V 190 w(Implementation)p 3105 5809 V 945 5813 2163 4 +v 943 5912 4 100 v 1125 5882 a(Core)i(CPU)p 1647 5912 +V 223 w(User)g(and)g(Supervisor)p 2408 5912 V 81 w(Mandatory)e(al)o(w)o +(ays)p 3105 5912 V 945 5915 2163 4 v Black 1839 6065 +a(28)p Black eop +%%Page: 29 29 +29 28 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 +b(1000)e(INSTR)m(UCTION)h(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 25 331 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 194 w(Middle)d(Middle)g +(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +190 w(Right)p Black -86 460 a Fc(l.or32)983 b(Or)h(l.or32)p +110 807 3540 4 v 108 907 4 100 v 152 877 a Fg(31)580 +b(24)p 939 907 V 82 w(23)248 b(20)p 1437 907 V 82 w(19)g(16)p +1935 907 V 82 w(15)g(12)p 2433 907 V 82 w(11)254 b(8)p +2901 907 V 89 w(7)580 b(0)p 3649 907 V 110 910 3540 4 +v 108 1010 4 100 v 315 980 a(opcode)18 b(0x2c)p 939 1010 +V 422 w(A)p 1437 1010 V 440 w(B)p 1935 1010 V 443 w(C)p +2433 1010 V 263 w(opcode)h(0x5)p 2901 1010 V 274 w(reserv)o(ed)p +3649 1010 V 110 1013 3540 4 v 108 1113 4 100 v 434 1083 +a(8)i(bits)p 939 1113 V 482 w(4)f(bits)p 1437 1113 V +316 w(4)g(bits)p 1935 1113 V 316 w(4)g(bits)p 2433 1113 +V 301 w(4)g(bits)p 2901 1113 V 426 w(8)g(bits)p 3649 +1113 V 110 1116 3540 4 v -128 1561 a Fb(F)m(ormat:)p +Black Black 171 1805 a Fa(l.or32)49 b(rA,rB,rC)-128 2199 +y Fb(Description:)p Black Black 171 2443 a Fa(The)f(contents)h(of)e +(general)i(register)g(rB)e(are)h(combined)h(with)f(the)f(contents)j(of) +d(general)171 2551 y(register)j(rC)d(in)g(a)f(bit-wise)k(logical)f(OR)e +(operation.)96 b(The)48 b(result)g(is)f(placed)i(into)171 +2659 y(general)g(register)g(rA.)-128 3054 y Fb(Operation:)p +Black Black 171 3289 a Fg(rA)21 b(<-)f(rB)h(OR)g(rC)-128 +3684 y Fb(Notes:)p Black Black 654 5832 a Fg(Class)g(1:)p +945 5710 2163 4 v 943 5809 4 100 v 986 5779 a(Architecture)e(Le)n(v)o +(el)p 1647 5809 V 146 w(Ex)o(ecution)f(Mode)p 2408 5809 +V 190 w(Implementation)p 3105 5809 V 945 5813 2163 4 +v 943 5912 4 100 v 1125 5882 a(Core)i(CPU)p 1647 5912 +V 223 w(User)g(and)g(Supervisor)p 2408 5912 V 81 w(Mandatory)e(al)o(w)o +(ays)p 3105 5912 V 945 5915 2163 4 v Black 1839 6065 +a(29)p Black eop +%%Page: 30 30 +30 29 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 +b(1000)e(INSTR)m(UCTION)h(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 61 331 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 229 w(Middle)d(Middle)g +(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +227 w(Right)p Black -86 460 a Fc(l.xor32)675 b(Exclusi)o(v)o(e)33 +b(Or)677 b(l.xor32)p 110 807 3540 4 v 108 907 4 100 v +152 877 a Fg(31)580 b(24)p 939 907 V 82 w(23)248 b(20)p +1437 907 V 82 w(19)g(16)p 1935 907 V 82 w(15)g(12)p 2433 +907 V 82 w(11)254 b(8)p 2901 907 V 89 w(7)580 b(0)p 3649 +907 V 110 910 3540 4 v 108 1010 4 100 v 315 980 a(opcode)18 +b(0x2c)p 939 1010 V 422 w(A)p 1437 1010 V 440 w(B)p 1935 +1010 V 443 w(C)p 2433 1010 V 263 w(opcode)h(0x6)p 2901 +1010 V 274 w(reserv)o(ed)p 3649 1010 V 110 1013 3540 +4 v 108 1113 4 100 v 434 1083 a(8)i(bits)p 939 1113 V +482 w(4)f(bits)p 1437 1113 V 316 w(4)g(bits)p 1935 1113 +V 316 w(4)g(bits)p 2433 1113 V 301 w(4)g(bits)p 2901 +1113 V 426 w(8)g(bits)p 3649 1113 V 110 1116 3540 4 v +-128 1561 a Fb(F)m(ormat:)p Black Black 171 1805 a Fa(l.xor32)49 +b(rA,rB,rC)-128 2199 y Fb(Description:)p Black Black +171 2443 a Fa(The)f(contents)h(of)e(general)i(register)g(rB)e(are)h +(combined)h(with)f(the)f(contents)j(of)d(general)171 +2551 y(register)j(rC)d(in)g(a)f(bit-wise)k(logical)f(XOR)e(operation.) +96 b(The)48 b(result)g(is)g(placed)g(into)171 2659 y(general)h +(register)g(rA.)-128 3054 y Fb(Operation:)p Black Black +171 3289 a Fg(rA)21 b(<-)f(rB)h(XOR)g(rC)-128 3684 y +Fb(Notes:)p Black Black 654 5832 a Fg(Class)g(1:)p 945 +5710 2163 4 v 943 5809 4 100 v 986 5779 a(Architecture)e(Le)n(v)o(el)p +1647 5809 V 146 w(Ex)o(ecution)f(Mode)p 2408 5809 V 190 +w(Implementation)p 3105 5809 V 945 5813 2163 4 v 943 +5912 4 100 v 1125 5882 a(Core)i(CPU)p 1647 5912 V 223 +w(User)g(and)g(Supervisor)p 2408 5912 V 81 w(Mandatory)e(al)o(w)o(ays)p +3105 5912 V 945 5915 2163 4 v Black 1839 6065 a(30)p +Black eop +%%Page: 31 31 +31 30 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 +b(1000)e(INSTR)m(UCTION)h(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 105 331 a Fd(Left)p Black 1 +TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +273 w(Middle)d(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g +(Middle)p Black 1 TeXcolorgray Black 1 TeXcolorgray Black +1 TeXcolorgray 270 w(Right)p Black -86 460 a Fc(l.mul32s)578 +b(Multiply)35 b(Signed)578 b(l.mul32s)p 110 807 3540 +4 v 108 907 4 100 v 152 877 a Fg(31)i(24)p 939 907 V +82 w(23)248 b(20)p 1437 907 V 82 w(19)g(16)p 1935 907 +V 82 w(15)g(12)p 2433 907 V 82 w(11)254 b(8)p 2901 907 +V 89 w(7)580 b(0)p 3649 907 V 110 910 3540 4 v 108 1010 +4 100 v 315 980 a(opcode)18 b(0x2c)p 939 1010 V 422 w(A)p +1437 1010 V 440 w(B)p 1935 1010 V 443 w(C)p 2433 1010 +V 263 w(opcode)h(0x7)p 2901 1010 V 274 w(reserv)o(ed)p +3649 1010 V 110 1013 3540 4 v 108 1113 4 100 v 434 1083 +a(8)i(bits)p 939 1113 V 482 w(4)f(bits)p 1437 1113 V +316 w(4)g(bits)p 1935 1113 V 316 w(4)g(bits)p 2433 1113 +V 301 w(4)g(bits)p 2901 1113 V 426 w(8)g(bits)p 3649 +1113 V 110 1116 3540 4 v -128 1561 a Fb(F)m(ormat:)p +Black Black 171 1805 a Fa(l.mul32s)50 b(rA,rB,rC)-128 +2199 y Fb(Description:)p Black Black 171 2443 a Fa(The)e(contents)h(of) +e(general)i(register)g(rB)e(and)h(the)f(contents)j(of)d(general)i +(register)g(rC)171 2551 y(are)f(multiplied)i(and)d(the)h(result)g(is)f +(truncated)j(to)d(32)g(bits)h(and)f(placed)i(into)f(general)171 +2659 y(register)i(rA.)d(Both)h(operands)h(are)f(treated)g(as)g +(unsigned)h(integers.)-128 3054 y Fb(Operation:)p Black +Black 171 3289 a Fg(rA)21 b(<-)f(rB)h(*)f(rC)-128 3684 +y Fb(Notes:)p Black Black 698 5832 a Fg(Class)h(2:)p +989 5710 2075 4 v 987 5809 4 100 v 1030 5779 a(Architecture)e(Le)n(v)o +(el)p 1692 5809 V 146 w(Ex)o(ecution)f(Mode)p 2452 5809 +V 146 w(Implementation)p 3061 5809 V 989 5813 2075 4 +v 987 5912 4 100 v 1169 5882 a(Core)i(CPU)p 1692 5912 +V 223 w(User)g(and)g(Supervisor)p 2452 5912 V 94 w(Recommended)p +3061 5912 V 989 5915 2075 4 v Black 1839 6065 a(31)p +Black eop +%%Page: 32 32 +32 31 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 +b(1000)e(INSTR)m(UCTION)h(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 117 331 a Fd(Left)p Black 1 +TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +285 w(Middle)d(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g +(Middle)p Black 1 TeXcolorgray Black 1 TeXcolorgray Black +1 TeXcolorgray 282 w(Right)p Black -86 460 a Fc(l.mul32u)498 +b(Multiply)35 b(Unsigned)498 b(l.mul32u)p 110 807 3540 +4 v 108 907 4 100 v 152 877 a Fg(31)580 b(24)p 939 907 +V 82 w(23)248 b(20)p 1437 907 V 82 w(19)g(16)p 1935 907 +V 82 w(15)g(12)p 2433 907 V 82 w(11)254 b(8)p 2901 907 +V 89 w(7)580 b(0)p 3649 907 V 110 910 3540 4 v 108 1010 +4 100 v 315 980 a(opcode)18 b(0x2c)p 939 1010 V 422 w(A)p +1437 1010 V 440 w(B)p 1935 1010 V 443 w(C)p 2433 1010 +V 263 w(opcode)h(0x8)p 2901 1010 V 274 w(reserv)o(ed)p +3649 1010 V 110 1013 3540 4 v 108 1113 4 100 v 434 1083 +a(8)i(bits)p 939 1113 V 482 w(4)f(bits)p 1437 1113 V +316 w(4)g(bits)p 1935 1113 V 316 w(4)g(bits)p 2433 1113 +V 301 w(4)g(bits)p 2901 1113 V 426 w(8)g(bits)p 3649 +1113 V 110 1116 3540 4 v -128 1561 a Fb(F)m(ormat:)p +Black Black 171 1805 a Fa(l.mul32u)50 b(rA,rB,rC)-128 +2199 y Fb(Description:)p Black Black 171 2443 a Fa(The)e(contents)h(of) +e(general)i(register)g(rB)e(and)h(the)f(contents)j(of)d(general)i +(register)g(rC)171 2551 y(are)f(multiplied)i(and)d(the)h(result)g(is)f +(truncated)j(to)d(32)g(bits)h(and)f(placed)i(into)f(general)171 +2659 y(register)i(rA.)d(Both)h(operands)h(are)f(treated)g(as)g +(unsigned)h(integers.)-128 3054 y Fb(Operation:)p Black +Black 171 3289 a Fg(rA)21 b(<-)f(rB)h(*)f(rC)-128 3684 +y Fb(Notes:)p Black Black 698 5832 a Fg(Class)h(2:)p +989 5710 2075 4 v 987 5809 4 100 v 1030 5779 a(Architecture)e(Le)n(v)o +(el)p 1692 5809 V 146 w(Ex)o(ecution)f(Mode)p 2452 5809 +V 146 w(Implementation)p 3061 5809 V 989 5813 2075 4 +v 987 5912 4 100 v 1169 5882 a(Core)i(CPU)p 1692 5912 +V 223 w(User)g(and)g(Supervisor)p 2452 5912 V 94 w(Recommended)p +3061 5912 V 989 5915 2075 4 v Black 1839 6065 a(32)p +Black eop +%%Page: 33 33 +33 32 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 +b(1000)e(INSTR)m(UCTION)h(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 80 331 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 249 w(Middle)d(Middle)g +(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +245 w(Right)p Black -86 460 a Fc(l.di)o(v32s)646 b(Di)o(vide)34 +b(Signed)647 b(l.di)o(v32s)p 110 807 3540 4 v 108 907 +4 100 v 152 877 a Fg(31)580 b(24)p 939 907 V 82 w(23)248 +b(20)p 1437 907 V 82 w(19)g(16)p 1935 907 V 82 w(15)g(12)p +2433 907 V 82 w(11)254 b(8)p 2901 907 V 89 w(7)580 b(0)p +3649 907 V 110 910 3540 4 v 108 1010 4 100 v 315 980 +a(opcode)18 b(0x2c)p 939 1010 V 422 w(A)p 1437 1010 V +440 w(B)p 1935 1010 V 443 w(C)p 2433 1010 V 263 w(opcode)h(0x9)p +2901 1010 V 274 w(reserv)o(ed)p 3649 1010 V 110 1013 +3540 4 v 108 1113 4 100 v 434 1083 a(8)i(bits)p 939 1113 +V 482 w(4)f(bits)p 1437 1113 V 316 w(4)g(bits)p 1935 +1113 V 316 w(4)g(bits)p 2433 1113 V 301 w(4)g(bits)p +2901 1113 V 426 w(8)g(bits)p 3649 1113 V 110 1116 3540 +4 v -128 1561 a Fb(F)m(ormat:)p Black Black 171 1805 +a Fa(l.div32s)50 b(rA,rB,rC)-128 2199 y Fb(Description:)p +Black Black 171 2443 a Fa(The)e(contents)h(of)e(general)i(register)g +(rB)e(are)h(divided)h(by)e(the)g(contents)j(of)d(general)171 +2551 y(register)j(rC)d(and)g(the)h(result)g(is)f(placed)i(into)f +(general)g(register)i(rA.)d(Both)h(operands)171 2659 +y(are)g(treated)h(as)e(signed)h(integers.)96 b(A)47 b(divisor)i(flag)f +(is)f(set)g(when)h(the)g(divisor)g(is)171 2767 y(zero.)-128 +3162 y Fb(Operation:)p Black Black 171 3397 a Fg(rA)21 +b(<-)f(rB)h(/)f(rC)-128 3791 y Fb(Notes:)p Black Black +698 5832 a Fg(Class)h(3:)p 989 5710 2075 4 v 987 5809 +4 100 v 1030 5779 a(Architecture)e(Le)n(v)o(el)p 1692 +5809 V 146 w(Ex)o(ecution)f(Mode)p 2452 5809 V 146 w(Implementation)p +3061 5809 V 989 5813 2075 4 v 987 5912 4 100 v 1169 5882 +a(Core)i(CPU)p 1692 5912 V 223 w(User)g(and)g(Supervisor)p +2452 5912 V 198 w(Optional)p 3061 5912 V 989 5915 2075 +4 v Black 1839 6065 a(33)p Black eop +%%Page: 34 34 +34 33 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 +b(1000)e(INSTR)m(UCTION)h(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 92 331 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 261 w(Middle)d(Middle)g +(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +257 w(Right)p Black -86 460 a Fc(l.di)o(v32u)567 b(Di)o(vide)33 +b(Unsigned)567 b(l.di)o(v32u)p 113 807 3536 4 v 111 907 +4 100 v 154 877 a Fg(31)580 b(24)p 941 907 V 82 w(23)249 +b(20)p 1439 907 V 82 w(19)f(16)p 1938 907 V 82 w(15)g(12)p +2436 907 V 82 w(11)j(8)p 2899 907 V 86 w(7)581 b(0)p +3646 907 V 113 910 3536 4 v 111 1010 4 100 v 317 980 +a(opcode)18 b(0x2c)p 941 1010 V 422 w(A)p 1439 1010 V +440 w(B)p 1938 1010 V 444 w(C)p 2436 1010 V 263 w(opcode)g(0xa)p +2899 1010 V 274 w(reserv)o(ed)p 3646 1010 V 113 1013 +3536 4 v 111 1113 4 100 v 437 1083 a(8)i(bits)p 941 1113 +V 482 w(4)g(bits)p 1439 1113 V 316 w(4)g(bits)p 1938 +1113 V 316 w(4)g(bits)p 2436 1113 V 299 w(4)g(bits)p +2899 1113 V 423 w(8)g(bits)p 3646 1113 V 113 1116 3536 +4 v -128 1561 a Fb(F)m(ormat:)p Black Black 171 1805 +a Fa(l.div32u)50 b(rA,rB,rC)-128 2199 y Fb(Description:)p +Black Black 171 2443 a Fa(The)e(contents)h(of)e(general)i(register)g +(rB)e(are)h(divided)h(by)e(the)g(contents)j(of)d(general)171 +2551 y(register)j(rC)d(and)g(the)h(result)g(is)f(placed)i(into)f +(general)g(register)i(rA.)d(Both)h(operands)171 2659 +y(are)g(treated)h(as)e(unsigned)i(integers.)96 b(A)47 +b(divisor)i(flag)e(is)h(set)f(when)h(the)f(divisor)i(is)171 +2767 y(zero.)-128 3162 y Fb(Operation:)p Black Black +171 3397 a Fg(rA)21 b(<-)f(rB)h(/)f(rC)-128 3791 y Fb(Notes:)p +Black Black 698 5832 a Fg(Class)h(3:)p 989 5710 2075 +4 v 987 5809 4 100 v 1030 5779 a(Architecture)e(Le)n(v)o(el)p +1692 5809 V 146 w(Ex)o(ecution)f(Mode)p 2452 5809 V 146 +w(Implementation)p 3061 5809 V 989 5813 2075 4 v 987 +5912 4 100 v 1169 5882 a(Core)i(CPU)p 1692 5912 V 223 +w(User)g(and)g(Supervisor)p 2452 5912 V 198 w(Optional)p +3061 5912 V 989 5915 2075 4 v Black 1839 6065 a(34)p +Black eop +%%Page: 35 35 +35 34 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 +b(1000)e(INSTR)m(UCTION)h(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 21 331 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 190 w(Middle)d(Middle)g +(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +186 w(Right)p Black -86 460 a Fc(l.dcbf)332 b(Data)34 +b(Cache)h(Block)f(Flush)332 b(l.dcbf)p 193 807 3374 4 +v 191 907 4 100 v 235 877 a Fg(31)580 b(24)p 1022 907 +V 82 w(23)248 b(20)p 1520 907 V 82 w(19)580 b(12)p 2350 +907 V 82 w(11)254 b(8)p 2818 907 V 89 w(7)580 b(0)p 3566 +907 V 193 910 3374 4 v 191 1010 4 100 v 395 980 a(opcode)19 +b(0x30)p 1022 1010 V 419 w(A)p 1520 1010 V 620 w(I)p +2350 1010 V 442 w(opcode)g(0x0)p 2818 1010 V 400 w(I)p +3566 1010 V 193 1013 3374 4 v 191 1113 4 100 v 517 1083 +a(8)i(bits)p 1022 1113 V 482 w(4)f(bits)p 1520 1113 V +482 w(8)g(bits)p 2350 1113 V 467 w(4)g(bits)p 2818 1113 +V 426 w(8)g(bits)p 3566 1113 V 193 1116 3374 4 v -128 +1561 a Fb(F)m(ormat:)p Black Black 171 1805 a Fa(l.dcbf)49 +b(J\(rA\))-128 2199 y Fb(Description:)p Black Black 171 +2443 a Fa(TBD)-128 2838 y Fb(Operation:)p Black Black +-128 3468 a(Notes:)p Black Black 508 5832 a Fg(Class)21 +b(5:)p 799 5710 2455 4 v 797 5809 4 100 v 860 5779 a(Architecture)e(Le) +n(v)o(el)p 1542 5809 V 102 w(Ex)o(ecution)f(Mode)p 2175 +5809 V 316 w(Implementation)p 3251 5809 V 799 5813 2455 +4 v 797 5912 4 100 v 840 5882 a(Cache)i(Management)p +1542 5912 V 92 w(Supervisor)e(only)p 2175 5912 V 93 w(Mandatory)g(if)i +(cache)g(supported)p 3251 5912 V 799 5915 2455 4 v Black +1839 6065 a(35)p Black eop +%%Page: 36 36 +36 35 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 +b(1000)e(INSTR)m(UCTION)h(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 21 331 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 190 w(Middle)d(Middle)g +(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +186 w(Right)p Black -86 460 a Fc(l.dcbt)314 b(Data)35 +b(Cache)f(Block)h(T)-13 b(ouch)314 b(l.dcbt)p 193 807 +3374 4 v 191 907 4 100 v 235 877 a Fg(31)580 b(24)p 1022 +907 V 82 w(23)248 b(20)p 1520 907 V 82 w(19)580 b(12)p +2350 907 V 82 w(11)254 b(8)p 2818 907 V 89 w(7)580 b(0)p +3566 907 V 193 910 3374 4 v 191 1010 4 100 v 395 980 +a(opcode)19 b(0x30)p 1022 1010 V 419 w(A)p 1520 1010 +V 620 w(I)p 2350 1010 V 442 w(opcode)g(0x1)p 2818 1010 +V 400 w(I)p 3566 1010 V 193 1013 3374 4 v 191 1113 4 +100 v 517 1083 a(8)i(bits)p 1022 1113 V 482 w(4)f(bits)p +1520 1113 V 482 w(8)g(bits)p 2350 1113 V 467 w(4)g(bits)p +2818 1113 V 426 w(8)g(bits)p 3566 1113 V 193 1116 3374 +4 v -128 1561 a Fb(F)m(ormat:)p Black Black 171 1805 +a Fa(l.dcbt)49 b(J\(rA\))-128 2199 y Fb(Description:)p +Black Black 171 2443 a Fa(TBD)-128 2838 y Fb(Operation:)p +Black Black -128 3468 a(Notes:)p Black Black 508 5832 +a Fg(Class)21 b(5:)p 799 5710 2455 4 v 797 5809 4 100 +v 860 5779 a(Architecture)e(Le)n(v)o(el)p 1542 5809 V +102 w(Ex)o(ecution)f(Mode)p 2175 5809 V 316 w(Implementation)p +3251 5809 V 799 5813 2455 4 v 797 5912 4 100 v 840 5882 +a(Cache)i(Management)p 1542 5912 V 92 w(Supervisor)e(only)p +2175 5912 V 93 w(Mandatory)g(if)i(cache)g(supported)p +3251 5912 V 799 5915 2455 4 v Black 1839 6065 a(36)p +Black eop +%%Page: 37 37 +37 36 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 +b(1000)e(INSTR)m(UCTION)h(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 17 331 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 186 w(Middle)d(Middle)g +(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +182 w(Right)p Black -86 460 a Fc(l.dcbi)196 b(Data)35 +b(Cache)f(Block)g(In)-6 b(v)o(alidate)195 b(l.dcbi)p +193 807 3374 4 v 191 907 4 100 v 235 877 a Fg(31)580 +b(24)p 1022 907 V 82 w(23)248 b(20)p 1520 907 V 82 w(19)580 +b(12)p 2350 907 V 82 w(11)254 b(8)p 2818 907 V 89 w(7)580 +b(0)p 3566 907 V 193 910 3374 4 v 191 1010 4 100 v 395 +980 a(opcode)19 b(0x30)p 1022 1010 V 419 w(A)p 1520 1010 +V 620 w(I)p 2350 1010 V 442 w(opcode)g(0x2)p 2818 1010 +V 400 w(I)p 3566 1010 V 193 1013 3374 4 v 191 1113 4 +100 v 517 1083 a(8)i(bits)p 1022 1113 V 482 w(4)f(bits)p +1520 1113 V 482 w(8)g(bits)p 2350 1113 V 467 w(4)g(bits)p +2818 1113 V 426 w(8)g(bits)p 3566 1113 V 193 1116 3374 +4 v -128 1561 a Fb(F)m(ormat:)p Black Black 171 1805 +a Fa(l.dcbi)49 b(J\(rA\))-128 2199 y Fb(Description:)p +Black Black 171 2443 a Fa(TBD)-128 2838 y Fb(Operation:)p +Black Black -128 3468 a(Notes:)p Black Black 508 5832 +a Fg(Class)21 b(5:)p 799 5710 2455 4 v 797 5809 4 100 +v 860 5779 a(Architecture)e(Le)n(v)o(el)p 1542 5809 V +102 w(Ex)o(ecution)f(Mode)p 2175 5809 V 316 w(Implementation)p +3251 5809 V 799 5813 2455 4 v 797 5912 4 100 v 840 5882 +a(Cache)i(Management)p 1542 5912 V 92 w(Supervisor)e(only)p +2175 5912 V 93 w(Mandatory)g(if)i(cache)g(supported)p +3251 5912 V 799 5915 2455 4 v Black 1839 6065 a(37)p +Black eop +%%Page: 38 38 +38 37 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 +b(1000)e(INSTR)m(UCTION)h(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 13 331 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 182 w(Middle)d(Middle)g +(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +178 w(Right)p Black -86 460 a Fc(l.dcia)280 b(Data)34 +b(Cache)h(In)-6 b(v)o(alidate)33 b(All)280 b(l.dcia)p +193 807 3374 4 v 191 907 4 100 v 235 877 a Fg(31)580 +b(24)p 1022 907 V 82 w(23)248 b(20)p 1520 907 V 82 w(19)580 +b(12)p 2350 907 V 82 w(11)254 b(8)p 2818 907 V 89 w(7)580 +b(0)p 3566 907 V 193 910 3374 4 v 191 1010 4 100 v 395 +980 a(opcode)19 b(0x30)p 1022 1010 V 419 w(A)p 1520 1010 +V 494 w(reserv)o(ed)p 2350 1010 V 314 w(opcode)g(0x3)p +2818 1010 V 274 w(reserv)o(ed)p 3566 1010 V 193 1013 +3374 4 v 191 1113 4 100 v 517 1083 a(8)i(bits)p 1022 +1113 V 482 w(4)f(bits)p 1520 1113 V 482 w(8)g(bits)p +2350 1113 V 467 w(4)g(bits)p 2818 1113 V 426 w(8)g(bits)p +3566 1113 V 193 1116 3374 4 v -128 1561 a Fb(F)m(ormat:)p +Black Black 171 1805 a Fa(l.dcia)-128 2199 y Fb(Description:)p +Black Black 171 2443 a Fa(TBD)-128 2838 y Fb(Operation:)p +Black Black -128 3468 a(Notes:)p Black Black 508 5832 +a Fg(Class)h(5:)p 799 5710 2455 4 v 797 5809 4 100 v +860 5779 a(Architecture)e(Le)n(v)o(el)p 1542 5809 V 102 +w(Ex)o(ecution)f(Mode)p 2175 5809 V 316 w(Implementation)p +3251 5809 V 799 5813 2455 4 v 797 5912 4 100 v 840 5882 +a(Cache)i(Management)p 1542 5912 V 92 w(Supervisor)e(only)p +2175 5912 V 93 w(Mandatory)g(if)i(cache)g(supported)p +3251 5912 V 799 5915 2455 4 v Black 1839 6065 a(38)p +Black eop +%%Page: 39 39 +39 38 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 +b(1000)e(INSTR)m(UCTION)h(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 17 331 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 186 w(Middle)d(Middle)g +(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +182 w(Right)p Black -86 460 a Fc(l.dcfa)415 b(Data)35 +b(Cache)f(Flush)h(All)416 b(l.dcfa)p 193 807 3374 4 v +191 907 4 100 v 235 877 a Fg(31)580 b(24)p 1022 907 V +82 w(23)248 b(20)p 1520 907 V 82 w(19)580 b(12)p 2350 +907 V 82 w(11)254 b(8)p 2818 907 V 89 w(7)580 b(0)p 3566 +907 V 193 910 3374 4 v 191 1010 4 100 v 395 980 a(opcode)19 +b(0x30)p 1022 1010 V 419 w(A)p 1520 1010 V 494 w(reserv)o(ed)p +2350 1010 V 314 w(opcode)g(0x4)p 2818 1010 V 274 w(reserv)o(ed)p +3566 1010 V 193 1013 3374 4 v 191 1113 4 100 v 517 1083 +a(8)i(bits)p 1022 1113 V 482 w(4)f(bits)p 1520 1113 V +482 w(8)g(bits)p 2350 1113 V 467 w(4)g(bits)p 2818 1113 +V 426 w(8)g(bits)p 3566 1113 V 193 1116 3374 4 v -128 +1561 a Fb(F)m(ormat:)p Black Black 171 1805 a Fa(l.dcfa)-128 +2199 y Fb(Description:)p Black Black 171 2443 a Fa(TBD)-128 +2838 y Fb(Operation:)p Black Black -128 3468 a(Notes:)p +Black Black 508 5832 a Fg(Class)h(5:)p 799 5710 2455 +4 v 797 5809 4 100 v 860 5779 a(Architecture)e(Le)n(v)o(el)p +1542 5809 V 102 w(Ex)o(ecution)f(Mode)p 2175 5809 V 316 +w(Implementation)p 3251 5809 V 799 5813 2455 4 v 797 +5912 4 100 v 840 5882 a(Cache)i(Management)p 1542 5912 +V 92 w(Supervisor)e(only)p 2175 5912 V 93 w(Mandatory)g(if)i(cache)g +(supported)p 3251 5912 V 799 5915 2455 4 v Black 1839 +6065 a(39)p Black eop +%%Page: 40 40 +40 39 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 +b(1000)e(INSTR)m(UCTION)h(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 25 331 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 194 w(Middle)d(Middle)g +(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +190 w(Right)p Black -86 460 a Fc(l.tlbia)493 b(TLB)34 +b(In)-6 b(v)o(alidate)34 b(All)493 b(l.tlbia)p 193 807 +3374 4 v 191 907 4 100 v 235 877 a Fg(31)580 b(24)p 1022 +907 V 82 w(23)248 b(20)p 1520 907 V 82 w(19)580 b(12)p +2350 907 V 82 w(11)254 b(8)p 2818 907 V 89 w(7)580 b(0)p +3566 907 V 193 910 3374 4 v 191 1010 4 100 v 395 980 +a(opcode)19 b(0x30)p 1022 1010 V 419 w(A)p 1520 1010 +V 494 w(reserv)o(ed)p 2350 1010 V 314 w(opcode)g(0x5)p +2818 1010 V 274 w(reserv)o(ed)p 3566 1010 V 193 1013 +3374 4 v 191 1113 4 100 v 517 1083 a(8)i(bits)p 1022 +1113 V 482 w(4)f(bits)p 1520 1113 V 482 w(8)g(bits)p +2350 1113 V 467 w(4)g(bits)p 2818 1113 V 426 w(8)g(bits)p +3566 1113 V 193 1116 3374 4 v -128 1561 a Fb(F)m(ormat:)p +Black Black 171 1805 a Fa(l.tlbia)-128 2199 y Fb(Description:)p +Black Black 171 2443 a Fa(TBD)-128 2838 y Fb(Operation:)p +Black Black -128 3468 a(Notes:)p Black Black 519 5832 +a Fg(Class)h(6:)p 810 5710 2433 4 v 808 5809 4 100 v +851 5779 a(Architecture)e(Le)n(v)o(el)p 1512 5809 V 81 +w(Ex)o(ecution)g(Mode)p 2145 5809 V 325 w(Implementation)p +3240 5809 V 810 5813 2433 4 v 808 5912 4 100 v 893 5882 +a(V)-5 b(irtual)20 b(Memory)p 1512 5912 V 134 w(Supervisor)f(only)p +2145 5912 V 92 w(Mandatory)f(if)j(MMU)f(supported)p 3240 +5912 V 810 5915 2433 4 v Black 1839 6065 a(40)p Black +eop +%%Page: 41 41 +41 40 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 +b(1000)e(INSTR)m(UCTION)h(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 29 331 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 197 w(Middle)e(Middle)f +(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +194 w(Right)p Black -86 460 a Fc(l.mtsr)296 b(Mo)o(v)o(e)34 +b(T)-13 b(o)35 b(Special)g(Register)295 b(l.mtsr)p 193 +807 3374 4 v 191 907 4 100 v 235 877 a Fg(31)580 b(24)p +1022 907 V 82 w(23)248 b(20)p 1520 907 V 82 w(19)580 +b(12)p 2350 907 V 82 w(11)254 b(8)p 2818 907 V 89 w(7)580 +b(0)p 3566 907 V 193 910 3374 4 v 191 1010 4 100 v 395 +980 a(opcode)19 b(0x30)p 1022 1010 V 419 w(A)p 1520 1010 +V 611 w(S)p 2350 1010 V 433 w(opcode)g(0x6)p 2818 1010 +V 391 w(S)p 3566 1010 V 193 1013 3374 4 v 191 1113 4 +100 v 517 1083 a(8)i(bits)p 1022 1113 V 482 w(4)f(bits)p +1520 1113 V 482 w(8)g(bits)p 2350 1113 V 467 w(4)g(bits)p +2818 1113 V 426 w(8)g(bits)p 3566 1113 V 193 1116 3374 +4 v -128 1561 a Fb(F)m(ormat:)p Black Black 171 1805 +a Fa(l.mtsr)49 b(rS,rA)-128 2199 y Fb(Description:)p +Black Black 171 2443 a Fa(The)f(contents)h(of)e(general)i(register)g +(rA)e(are)h(moved)g(into)g(special)h(register)g(rS.)-128 +2838 y Fb(Operation:)p Black Black 171 3073 a Fg(rS)21 +b(<-)f(rA)-128 3468 y Fb(Notes:)p Black Black 679 5832 +a Fg(Class)i(4:)p 970 5710 2112 4 v 968 5809 4 100 v +1050 5779 a(Architecture)d(Le)n(v)o(el)p 1750 5809 V +120 w(Ex)o(ecution)f(Mode)p 2383 5809 V 126 w(Implementation)p +3080 5809 V 970 5813 2112 4 v 968 5912 4 100 v 1012 5882 +a(System)i(Management)p 1750 5912 V 91 w(Supervisor)f(only)p +2383 5912 V 92 w(Mandatory)f(al)o(w)o(ays)p 3080 5912 +V 970 5915 2112 4 v Black 1839 6065 a(41)p Black eop +%%Page: 42 42 +42 41 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 +b(1000)e(INSTR)m(UCTION)h(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 29 331 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 197 w(Middle)e(Middle)f +(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +194 w(Right)p Black -86 460 a Fc(l.mfsr)203 b(Mo)o(v)o(e)34 +b(Fr)m(om)h(Special)g(Register)202 b(l.mfsr)p 193 807 +3374 4 v 191 907 4 100 v 235 877 a Fg(31)580 b(24)p 1022 +907 V 82 w(23)248 b(20)p 1520 907 V 82 w(19)580 b(12)p +2350 907 V 82 w(11)254 b(8)p 2818 907 V 89 w(7)580 b(0)p +3566 907 V 193 910 3374 4 v 191 1010 4 100 v 395 980 +a(opcode)19 b(0x30)p 1022 1010 V 419 w(A)p 1520 1010 +V 611 w(S)p 2350 1010 V 433 w(opcode)g(0x7)p 2818 1010 +V 391 w(S)p 3566 1010 V 193 1013 3374 4 v 191 1113 4 +100 v 517 1083 a(8)i(bits)p 1022 1113 V 482 w(4)f(bits)p +1520 1113 V 482 w(8)g(bits)p 2350 1113 V 467 w(4)g(bits)p +2818 1113 V 426 w(8)g(bits)p 3566 1113 V 193 1116 3374 +4 v -128 1561 a Fb(F)m(ormat:)p Black Black 171 1805 +a Fa(l.mfsr)49 b(rA,rS)-128 2199 y Fb(Description:)p +Black Black 171 2443 a Fa(The)f(contents)h(of)e(special)i(register)g +(rS)e(are)h(moved)g(into)g(general)h(register)g(rA.)-128 +2838 y Fb(Operation:)p Black Black 171 3073 a Fg(rA)21 +b(<-)f(rS)-128 3468 y Fb(Notes:)p Black Black 679 5832 +a Fg(Class)i(4:)p 970 5710 2112 4 v 968 5809 4 100 v +1050 5779 a(Architecture)d(Le)n(v)o(el)p 1750 5809 V +120 w(Ex)o(ecution)f(Mode)p 2383 5809 V 126 w(Implementation)p +3080 5809 V 970 5813 2112 4 v 968 5912 4 100 v 1012 5882 +a(System)i(Management)p 1750 5912 V 91 w(Supervisor)f(only)p +2383 5912 V 92 w(Mandatory)f(al)o(w)o(ays)p 3080 5912 +V 970 5915 2112 4 v Black 1839 6065 a(42)p Black eop +%%Page: 43 43 +43 42 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 +b(1000)e(INSTR)m(UCTION)h(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 101 331 a Fd(Left)p Black 1 +TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +269 w(Middle)d(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g +(Middle)p Black 1 TeXcolorgray Black 1 TeXcolorgray Black +1 TeXcolorgray 266 w(Right)p Black -86 460 a Fc(h.sfeq32)558 +b(Set)35 b(Flag)g(if)h(Equal)558 b(h.sfeq32)p 1071 807 +1619 4 v 1069 907 4 100 v 1112 877 a Fg(15)581 b(8)p +1858 907 V 82 w(7)249 b(4)p 2273 907 V 82 w(3)g(0)p 2688 +907 V 1071 910 1619 4 v 1069 1010 4 100 v 1252 980 a(opcode)18 +b(0x40)p 1858 1010 V 357 w(A)p 2273 1010 V 358 w(B)p +2688 1010 V 1071 1013 1619 4 v 1069 1113 4 100 v 1374 +1083 a(8)i(bits)p 1858 1113 V 420 w(4)g(bits)p 2273 1113 +V 233 w(4)g(bits)p 2688 1113 V 1071 1116 1619 4 v -128 +1561 a Fb(F)m(ormat:)p Black Black 171 1805 a Fa(h.sfeq32)50 +b(rA,rB)-128 2199 y Fb(Description:)p Black Black 171 +2443 a Fa(The)e(contents)h(of)e(general)i(register)g(rA)e(and)h(the)f +(contents)j(of)d(general)i(register)g(rB)171 2551 y(are)f(compared.)96 +b(If)47 b(the)g(two)h(registers)h(are)f(equal,)g(then)g(the)g(compare)h +(flag)e(is)g(set;)171 2659 y(otherwise)j(the)d(compare)i(flag)f(is)f +(cleared.)-128 3054 y Fb(Operation:)p Black Black 171 +3289 a Fg(\003ag)21 b(<-)f(rA)g(==)h(rB)-128 3684 y Fb(Notes:)p +Black Black 654 5832 a Fg(Class)g(1:)p 945 5710 2163 +4 v 943 5809 4 100 v 986 5779 a(Architecture)e(Le)n(v)o(el)p +1647 5809 V 146 w(Ex)o(ecution)f(Mode)p 2408 5809 V 190 +w(Implementation)p 3105 5809 V 945 5813 2163 4 v 943 +5912 4 100 v 1125 5882 a(Core)i(CPU)p 1647 5912 V 223 +w(User)g(and)g(Supervisor)p 2408 5912 V 81 w(Mandatory)e(al)o(w)o(ays)p +3105 5912 V 945 5915 2163 4 v Black 1839 6065 a(43)p +Black eop +%%Page: 44 44 +44 43 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 +b(1000)e(INSTR)m(UCTION)h(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 101 331 a Fd(Left)p Black 1 +TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +269 w(Middle)d(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g +(Middle)p Black 1 TeXcolorgray Black 1 TeXcolorgray Black +1 TeXcolorgray 266 w(Right)p Black -86 460 a Fc(h.sfne32)429 +b(Set)35 b(Flag)g(if)g(Not)g(Equal)429 b(h.sfne32)p 1071 +807 1619 4 v 1069 907 4 100 v 1112 877 a Fg(15)581 b(8)p +1858 907 V 82 w(7)249 b(4)p 2273 907 V 82 w(3)g(0)p 2688 +907 V 1071 910 1619 4 v 1069 1010 4 100 v 1252 980 a(opcode)18 +b(0x41)p 1858 1010 V 357 w(A)p 2273 1010 V 358 w(B)p +2688 1010 V 1071 1013 1619 4 v 1069 1113 4 100 v 1374 +1083 a(8)i(bits)p 1858 1113 V 420 w(4)g(bits)p 2273 1113 +V 233 w(4)g(bits)p 2688 1113 V 1071 1116 1619 4 v -128 +1561 a Fb(F)m(ormat:)p Black Black 171 1805 a Fa(h.sfne32)50 +b(rA,rB)-128 2199 y Fb(Description:)p Black Black 171 +2443 a Fa(The)e(contents)h(of)e(general)i(register)g(rA)e(and)h(the)f +(contents)j(of)d(general)i(register)g(rB)171 2551 y(are)f(compared.)96 +b(If)47 b(the)g(two)h(registers)h(are)f(not)f(equal,)i(then)f(the)f +(compare)i(flag)f(is)171 2659 y(set;)g(otherwise)i(the)d(compare)i +(flag)f(is)f(cleared.)-128 3054 y Fb(Operation:)p Black +Black 171 3289 a Fg(\003ag)21 b(<-)f(rA)g(!=)g(rB)-128 +3684 y Fb(Notes:)p Black Black 654 5832 a Fg(Class)h(1:)p +945 5710 2163 4 v 943 5809 4 100 v 986 5779 a(Architecture)e(Le)n(v)o +(el)p 1647 5809 V 146 w(Ex)o(ecution)f(Mode)p 2408 5809 +V 190 w(Implementation)p 3105 5809 V 945 5813 2163 4 +v 943 5912 4 100 v 1125 5882 a(Core)i(CPU)p 1647 5912 +V 223 w(User)g(and)g(Supervisor)p 2408 5912 V 81 w(Mandatory)e(al)o(w)o +(ays)p 3105 5912 V 945 5915 2163 4 v Black 1839 6065 +a(44)p Black eop +%%Page: 45 45 +45 44 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 +b(1000)e(INSTR)m(UCTION)h(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 117 331 a Fd(Left)p Black 1 +TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +285 w(Middle)d(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g +(Middle)p Black 1 TeXcolorgray Black 1 TeXcolorgray Black +1 TeXcolorgray 282 w(Right)p Black -86 460 a Fc(h.sfgt32s)93 +b(Set)35 b(Flag)g(if)h(Gr)m(eater)e(Than)h(Signed)93 +b(h.sfgt32s)p 1071 807 1619 4 v 1069 907 4 100 v 1112 +877 a Fg(15)581 b(8)p 1858 907 V 82 w(7)249 b(4)p 2273 +907 V 82 w(3)g(0)p 2688 907 V 1071 910 1619 4 v 1069 +1010 4 100 v 1252 980 a(opcode)18 b(0x42)p 1858 1010 +V 357 w(A)p 2273 1010 V 358 w(B)p 2688 1010 V 1071 1013 +1619 4 v 1069 1113 4 100 v 1374 1083 a(8)i(bits)p 1858 +1113 V 420 w(4)g(bits)p 2273 1113 V 233 w(4)g(bits)p +2688 1113 V 1071 1116 1619 4 v -128 1561 a Fb(F)m(ormat:)p +Black Black 171 1805 a Fa(h.sfgt32s)50 b(rA,rB)-128 2199 +y Fb(Description:)p Black Black 171 2443 a Fa(The)e(contents)h(of)e +(general)i(register)g(rA)e(and)h(the)f(contents)j(of)d(general)i +(register)g(rB)171 2551 y(are)f(compared)h(as)e(signed)i(integers.)96 +b(If)47 b(the)g(contents)i(of)f(the)f(first)h(register)h(are)171 +2659 y(greater)g(than)f(the)f(contents)j(of)d(the)g(second)i(register,) +g(then)f(the)g(compare)h(flag)e(is)171 2767 y(set;)h(otherwise)i(the)d +(compare)i(flag)f(is)f(cleared.)-128 3162 y Fb(Operation:)p +Black Black 171 3397 a Fg(\003ag)21 b(<-)f(rA)g(>)h(rB)-128 +3791 y Fb(Notes:)p Black Black 654 5832 a Fg(Class)g(1:)p +945 5710 2163 4 v 943 5809 4 100 v 986 5779 a(Architecture)e(Le)n(v)o +(el)p 1647 5809 V 146 w(Ex)o(ecution)f(Mode)p 2408 5809 +V 190 w(Implementation)p 3105 5809 V 945 5813 2163 4 +v 943 5912 4 100 v 1125 5882 a(Core)i(CPU)p 1647 5912 +V 223 w(User)g(and)g(Supervisor)p 2408 5912 V 81 w(Mandatory)e(al)o(w)o +(ays)p 3105 5912 V 945 5915 2163 4 v Black 1839 6065 +a(45)p Black eop +%%Page: 46 46 +46 45 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 +b(1000)e(INSTR)m(UCTION)h(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 125 331 a Fd(Left)p Black 1 +TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +568 w(Middle)d(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g +(Middle)p Black 1 TeXcolorgray Black 1 TeXcolorgray Black +1 TeXcolorgray 565 w(Right)p Black -86 460 a Fc(h.sfge32s)81 +b(Set)35 b(Flag)g(if)g(Gr)m(eater)g(or)g(Equal)g(Than)f(Signed)82 +b(h.sfge32s)p 1071 807 1619 4 v 1069 907 4 100 v 1112 +877 a Fg(15)581 b(8)p 1858 907 V 82 w(7)249 b(4)p 2273 +907 V 82 w(3)g(0)p 2688 907 V 1071 910 1619 4 v 1069 +1010 4 100 v 1252 980 a(opcode)18 b(0x43)p 1858 1010 +V 357 w(A)p 2273 1010 V 358 w(B)p 2688 1010 V 1071 1013 +1619 4 v 1069 1113 4 100 v 1374 1083 a(8)i(bits)p 1858 +1113 V 420 w(4)g(bits)p 2273 1113 V 233 w(4)g(bits)p +2688 1113 V 1071 1116 1619 4 v -128 1561 a Fb(F)m(ormat:)p +Black Black 171 1805 a Fa(h.sfge32s)50 b(rA,rB)-128 2199 +y Fb(Description:)p Black Black 171 2443 a Fa(The)e(contents)h(of)e +(general)i(register)g(rA)e(and)h(the)f(contents)j(of)d(general)i +(register)g(rB)171 2551 y(are)f(compared)h(as)e(signed)i(integers.)96 +b(If)47 b(the)g(contents)i(of)f(the)f(first)h(register)h(are)171 +2659 y(greater)g(or)e(equal)h(than)g(the)g(contents)h(of)e(the)h +(second)g(register,)i(then)e(the)f(compare)171 2767 y(flag)h(is)f(set;) +h(otherwise)i(the)d(compare)i(flag)f(is)f(cleared.)-128 +3162 y Fb(Operation:)p Black Black 171 3397 a Fg(\003ag)21 +b(<-)f(rA)g(>=)h(rB)-128 3791 y Fb(Notes:)p Black Black +654 5832 a Fg(Class)g(1:)p 945 5710 2163 4 v 943 5809 +4 100 v 986 5779 a(Architecture)e(Le)n(v)o(el)p 1647 +5809 V 146 w(Ex)o(ecution)f(Mode)p 2408 5809 V 190 w(Implementation)p +3105 5809 V 945 5813 2163 4 v 943 5912 4 100 v 1125 5882 +a(Core)i(CPU)p 1647 5912 V 223 w(User)g(and)g(Supervisor)p +2408 5912 V 81 w(Mandatory)e(al)o(w)o(ays)p 3105 5912 +V 945 5915 2163 4 v Black 1839 6065 a(46)p Black eop +%%Page: 47 47 +47 46 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 +b(1000)e(INSTR)m(UCTION)h(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 97 331 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 265 w(Middle)d(Middle)g +(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +262 w(Right)p Black -86 460 a Fc(h.s\003t32s)199 b(Set)36 +b(Flag)e(if)i(Less)f(Than)g(Signed)199 b(h.s\003t32s)p +1071 807 1619 4 v 1069 907 4 100 v 1112 877 a Fg(15)581 +b(8)p 1858 907 V 82 w(7)249 b(4)p 2273 907 V 82 w(3)g(0)p +2688 907 V 1071 910 1619 4 v 1069 1010 4 100 v 1252 980 +a(opcode)18 b(0x44)p 1858 1010 V 357 w(A)p 2273 1010 +V 358 w(B)p 2688 1010 V 1071 1013 1619 4 v 1069 1113 +4 100 v 1374 1083 a(8)i(bits)p 1858 1113 V 420 w(4)g(bits)p +2273 1113 V 233 w(4)g(bits)p 2688 1113 V 1071 1116 1619 +4 v -128 1561 a Fb(F)m(ormat:)p Black Black 171 1805 +a Fa(h.sflt32s)50 b(rA,rB)-128 2199 y Fb(Description:)p +Black Black 171 2443 a Fa(The)e(contents)h(of)e(general)i(register)g +(rA)e(and)h(the)f(contents)j(of)d(general)i(register)g(rB)171 +2551 y(are)f(compared)h(as)e(signed)i(integers.)96 b(If)47 +b(the)g(contents)i(of)f(the)f(first)h(register)h(are)171 +2659 y(less)f(than)g(the)f(contents)j(of)d(the)g(second)i(register,)g +(then)f(the)g(compare)h(flag)e(is)g(set;)171 2767 y(otherwise)j(the)d +(compare)i(flag)f(is)f(cleared.)-128 3162 y Fb(Operation:)p +Black Black 171 3397 a Fg(\003ag)21 b(<-)f(rA)g(<)h(rB)-128 +3791 y Fb(Notes:)p Black Black 654 5832 a Fg(Class)g(1:)p +945 5710 2163 4 v 943 5809 4 100 v 986 5779 a(Architecture)e(Le)n(v)o +(el)p 1647 5809 V 146 w(Ex)o(ecution)f(Mode)p 2408 5809 +V 190 w(Implementation)p 3105 5809 V 945 5813 2163 4 +v 943 5912 4 100 v 1125 5882 a(Core)i(CPU)p 1647 5912 +V 223 w(User)g(and)g(Supervisor)p 2408 5912 V 81 w(Mandatory)e(al)o(w)o +(ays)p 3105 5912 V 945 5915 2163 4 v Black 1839 6065 +a(47)p Black eop +%%Page: 48 48 +48 47 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 +b(1000)e(INSTR)m(UCTION)h(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 105 331 a Fd(Left)p Black 1 +TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +442 w(Middle)d(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g +(Middle)p Black 1 TeXcolorgray Black 1 TeXcolorgray Black +1 TeXcolorgray 439 w(Right)p Black -86 460 a Fc(h.s\003e32s)81 +b(Set)35 b(Flag)g(if)h(Less)e(or)i(Equal)e(Than)h(Signed)82 +b(h.s\003e32s)p 1071 807 1619 4 v 1069 907 4 100 v 1112 +877 a Fg(15)581 b(8)p 1858 907 V 82 w(7)249 b(4)p 2273 +907 V 82 w(3)g(0)p 2688 907 V 1071 910 1619 4 v 1069 +1010 4 100 v 1252 980 a(opcode)18 b(0x45)p 1858 1010 +V 357 w(A)p 2273 1010 V 358 w(B)p 2688 1010 V 1071 1013 +1619 4 v 1069 1113 4 100 v 1374 1083 a(8)i(bits)p 1858 +1113 V 420 w(4)g(bits)p 2273 1113 V 233 w(4)g(bits)p +2688 1113 V 1071 1116 1619 4 v -128 1561 a Fb(F)m(ormat:)p +Black Black 171 1805 a Fa(h.sfle32s)50 b(rA,rB)-128 2199 +y Fb(Description:)p Black Black 171 2443 a Fa(The)e(contents)h(of)e +(general)i(register)g(rA)e(and)h(the)f(contents)j(of)d(general)i +(register)g(rB)171 2551 y(are)f(compared)h(as)e(signed)i(integers.)96 +b(If)47 b(the)g(contents)i(of)f(the)f(first)h(register)h(are)171 +2659 y(less)f(or)f(equal)h(than)g(the)g(contents)h(of)e(the)g(second)i +(register,)h(then)d(the)h(compare)h(flag)171 2767 y(is)e(set;)h +(otherwise)i(the)d(compare)i(flag)f(is)f(cleared.)-128 +3162 y Fb(Operation:)p Black Black 171 3397 a Fg(\003ag)21 +b(<-)f(rA)g(<=)h(rB)-128 3791 y Fb(Notes:)p Black Black +654 5832 a Fg(Class)g(1:)p 945 5710 2163 4 v 943 5809 +4 100 v 986 5779 a(Architecture)e(Le)n(v)o(el)p 1647 +5809 V 146 w(Ex)o(ecution)f(Mode)p 2408 5809 V 190 w(Implementation)p +3105 5809 V 945 5813 2163 4 v 943 5912 4 100 v 1125 5882 +a(Core)i(CPU)p 1647 5912 V 223 w(User)g(and)g(Supervisor)p +2408 5912 V 81 w(Mandatory)e(al)o(w)o(ays)p 3105 5912 +V 945 5915 2163 4 v Black 1839 6065 a(48)p Black eop +%%Page: 49 49 +49 48 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 +b(1000)e(INSTR)m(UCTION)h(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 129 331 a Fd(Left)p Black 1 +TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +365 w(Middle)d(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g +(Middle)p Black 1 TeXcolorgray Black 1 TeXcolorgray Black +1 TeXcolorgray 361 w(Right)p Black -86 460 a Fc(h.sfgt32u)81 +b(Set)35 b(Flag)g(if)g(Gr)m(eater)g(Than)f(Unsigned)81 +b(h.sfgt32u)p 1071 807 1619 4 v 1069 907 4 100 v 1112 +877 a Fg(15)581 b(8)p 1858 907 V 82 w(7)249 b(4)p 2273 +907 V 82 w(3)g(0)p 2688 907 V 1071 910 1619 4 v 1069 +1010 4 100 v 1252 980 a(opcode)18 b(0x46)p 1858 1010 +V 357 w(A)p 2273 1010 V 358 w(B)p 2688 1010 V 1071 1013 +1619 4 v 1069 1113 4 100 v 1374 1083 a(8)i(bits)p 1858 +1113 V 420 w(4)g(bits)p 2273 1113 V 233 w(4)g(bits)p +2688 1113 V 1071 1116 1619 4 v -128 1561 a Fb(F)m(ormat:)p +Black Black 171 1805 a Fa(h.sfgt32u)50 b(rA,rB)-128 2199 +y Fb(Description:)p Black Black 171 2443 a Fa(The)e(contents)h(of)e +(general)i(register)g(rA)e(and)h(the)f(contents)j(of)d(general)i +(register)g(rB)171 2551 y(are)f(compared)h(as)e(unsigned)i(integers.)96 +b(If)47 b(the)h(contents)h(of)e(the)h(first)g(register)h(are)171 +2659 y(greater)g(than)f(the)f(contents)j(of)d(the)g(second)i(register,) +g(then)f(the)g(compare)h(flag)e(is)171 2767 y(set;)h(otherwise)i(the)d +(compare)i(flag)f(is)f(cleared.)-128 3162 y Fb(Operation:)p +Black Black 171 3397 a Fg(\003ag)21 b(<-)f(rA)g(>)h(rB)-128 +3791 y Fb(Notes:)p Black Black 654 5832 a Fg(Class)g(1:)p +945 5710 2163 4 v 943 5809 4 100 v 986 5779 a(Architecture)e(Le)n(v)o +(el)p 1647 5809 V 146 w(Ex)o(ecution)f(Mode)p 2408 5809 +V 190 w(Implementation)p 3105 5809 V 945 5813 2163 4 +v 943 5912 4 100 v 1125 5882 a(Core)i(CPU)p 1647 5912 +V 223 w(User)g(and)g(Supervisor)p 2408 5912 V 81 w(Mandatory)e(al)o(w)o +(ays)p 3105 5912 V 945 5915 2163 4 v Black 1839 6065 +a(49)p Black eop +%%Page: 50 50 +50 49 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 +b(1000)e(INSTR)m(UCTION)h(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 136 331 a Fd(Left)p Black 1 +TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +660 w(Middle)d(Middle)g(Middle)h(Middle)f(Middle)g(Middle)g(Middle)g +(Middle)p Black 1 TeXcolorgray Black 1 TeXcolorgray Black +1 TeXcolorgray 656 w(Right)p Black -86 460 a Fc(h.sfge32u)81 +b(Set)35 b(Flag)g(if)g(Gr)m(eater)f(or)i(Equal)e(Than)h(Unsigned)81 +b(h.sfge32u)p 1071 807 1619 4 v 1069 907 4 100 v 1112 +877 a Fg(15)581 b(8)p 1858 907 V 82 w(7)249 b(4)p 2273 +907 V 82 w(3)g(0)p 2688 907 V 1071 910 1619 4 v 1069 +1010 4 100 v 1252 980 a(opcode)18 b(0x47)p 1858 1010 +V 357 w(A)p 2273 1010 V 358 w(B)p 2688 1010 V 1071 1013 +1619 4 v 1069 1113 4 100 v 1374 1083 a(8)i(bits)p 1858 +1113 V 420 w(4)g(bits)p 2273 1113 V 233 w(4)g(bits)p +2688 1113 V 1071 1116 1619 4 v -128 1561 a Fb(F)m(ormat:)p +Black Black 171 1805 a Fa(h.sfge32u)50 b(rA,rB)-128 2199 +y Fb(Description:)p Black Black 171 2443 a Fa(The)e(contents)h(of)e +(general)i(register)g(rA)e(and)h(the)f(contents)j(of)d(general)i +(register)g(rB)171 2551 y(are)f(compared)h(as)e(unsigned)i(integers.)96 +b(If)47 b(the)h(contents)h(of)e(the)h(first)g(register)h(are)171 +2659 y(greater)g(or)e(equal)h(than)g(the)g(contents)h(of)e(the)h +(second)g(register,)i(then)e(the)f(compare)171 2767 y(flag)h(is)f(set;) +h(otherwise)i(the)d(compare)i(flag)f(is)f(cleared.)-128 +3162 y Fb(Operation:)p Black Black 171 3397 a Fg(\003ag)21 +b(<-)f(rA)g(>=)h(rB)-128 3791 y Fb(Notes:)p Black Black +654 5832 a Fg(Class)g(1:)p 945 5710 2163 4 v 943 5809 +4 100 v 986 5779 a(Architecture)e(Le)n(v)o(el)p 1647 +5809 V 146 w(Ex)o(ecution)f(Mode)p 2408 5809 V 190 w(Implementation)p +3105 5809 V 945 5813 2163 4 v 943 5912 4 100 v 1125 5882 +a(Core)i(CPU)p 1647 5912 V 223 w(User)g(and)g(Supervisor)p +2408 5912 V 81 w(Mandatory)e(al)o(w)o(ays)p 3105 5912 +V 945 5915 2163 4 v Black 1839 6065 a(50)p Black eop +%%Page: 51 51 +51 50 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 +b(1000)e(INSTR)m(UCTION)h(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 109 331 a Fd(Left)p Black 1 +TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +277 w(Middle)d(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g +(Middle)p Black 1 TeXcolorgray Black 1 TeXcolorgray Black +1 TeXcolorgray 274 w(Right)p Black -86 460 a Fc(h.s\003t32u)120 +b(Set)35 b(Flag)g(if)g(Less)g(Than)g(Unsigned)119 b(h.s\003t32u)p +1071 807 1619 4 v 1069 907 4 100 v 1112 877 a Fg(15)581 +b(8)p 1858 907 V 82 w(7)249 b(4)p 2273 907 V 82 w(3)g(0)p +2688 907 V 1071 910 1619 4 v 1069 1010 4 100 v 1252 980 +a(opcode)18 b(0x48)p 1858 1010 V 357 w(A)p 2273 1010 +V 358 w(B)p 2688 1010 V 1071 1013 1619 4 v 1069 1113 +4 100 v 1374 1083 a(8)i(bits)p 1858 1113 V 420 w(4)g(bits)p +2273 1113 V 233 w(4)g(bits)p 2688 1113 V 1071 1116 1619 +4 v -128 1561 a Fb(F)m(ormat:)p Black Black 171 1805 +a Fa(h.sflt32u)50 b(rA,rB)-128 2199 y Fb(Description:)p +Black Black 171 2443 a Fa(The)e(contents)h(of)e(general)i(register)g +(rA)e(and)h(the)f(contents)j(of)d(general)i(register)g(rB)171 +2551 y(are)f(compared)h(as)e(unsigned)i(integers.)96 +b(If)47 b(the)h(contents)h(of)e(the)h(first)g(register)h(are)171 +2659 y(less)f(than)g(the)f(contents)j(of)d(the)g(second)i(register,)g +(then)f(the)g(compare)h(flag)e(is)g(set;)171 2767 y(otherwise)j(the)d +(compare)i(flag)f(is)f(cleared.)-128 3162 y Fb(Operation:)p +Black Black 171 3397 a Fg(\003ag)21 b(<-)f(rA)g(<)h(rB)-128 +3791 y Fb(Notes:)p Black Black 654 5832 a Fg(Class)g(1:)p +945 5710 2163 4 v 943 5809 4 100 v 986 5779 a(Architecture)e(Le)n(v)o +(el)p 1647 5809 V 146 w(Ex)o(ecution)f(Mode)p 2408 5809 +V 190 w(Implementation)p 3105 5809 V 945 5813 2163 4 +v 943 5912 4 100 v 1125 5882 a(Core)i(CPU)p 1647 5912 +V 223 w(User)g(and)g(Supervisor)p 2408 5912 V 81 w(Mandatory)e(al)o(w)o +(ays)p 3105 5912 V 945 5915 2163 4 v Black 1839 6065 +a(51)p Black eop +%%Page: 52 52 +52 51 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 +b(1000)e(INSTR)m(UCTION)h(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 117 331 a Fd(Left)p Black 1 +TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +534 w(Middle)d(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g +(Middle)p Black 1 TeXcolorgray Black 1 TeXcolorgray Black +1 TeXcolorgray 530 w(Right)p Black -86 460 a Fc(h.s\003e32u)81 +b(Set)35 b(Flag)g(if)h(Less)e(or)i(Equal)e(Than)h(Unsigned)81 +b(h.s\003e32u)p 1071 807 1619 4 v 1069 907 4 100 v 1112 +877 a Fg(15)581 b(8)p 1858 907 V 82 w(7)249 b(4)p 2273 +907 V 82 w(3)g(0)p 2688 907 V 1071 910 1619 4 v 1069 +1010 4 100 v 1252 980 a(opcode)18 b(0x49)p 1858 1010 +V 357 w(A)p 2273 1010 V 358 w(B)p 2688 1010 V 1071 1013 +1619 4 v 1069 1113 4 100 v 1374 1083 a(8)i(bits)p 1858 +1113 V 420 w(4)g(bits)p 2273 1113 V 233 w(4)g(bits)p +2688 1113 V 1071 1116 1619 4 v -128 1561 a Fb(F)m(ormat:)p +Black Black 171 1805 a Fa(h.sfle32u)50 b(rA,rB)-128 2199 +y Fb(Description:)p Black Black 171 2443 a Fa(The)e(contents)h(of)e +(general)i(register)g(rA)e(and)h(the)f(contents)j(of)d(general)i +(register)g(rB)171 2551 y(are)f(compared)h(as)e(unsigned)i(integers.)96 +b(If)47 b(the)h(contents)h(of)e(the)h(first)g(register)h(are)171 +2659 y(less)f(or)f(equal)h(than)g(the)g(contents)h(of)e(the)g(second)i +(register,)h(then)d(the)h(compare)h(flag)171 2767 y(is)e(set;)h +(otherwise)i(the)d(compare)i(flag)f(is)f(cleared.)-128 +3162 y Fb(Operation:)p Black Black 171 3397 a Fg(\003ag)21 +b(<-)f(rA)g(<=)h(rB)-128 3791 y Fb(Notes:)p Black Black +654 5832 a Fg(Class)g(1:)p 945 5710 2163 4 v 943 5809 +4 100 v 986 5779 a(Architecture)e(Le)n(v)o(el)p 1647 +5809 V 146 w(Ex)o(ecution)f(Mode)p 2408 5809 V 190 w(Implementation)p +3105 5809 V 945 5813 2163 4 v 943 5912 4 100 v 1125 5882 +a(Core)i(CPU)p 1647 5912 V 223 w(User)g(and)g(Supervisor)p +2408 5912 V 81 w(Mandatory)e(al)o(w)o(ays)p 3105 5912 +V 945 5915 2163 4 v Black 1839 6065 a(52)p Black eop +%%Page: 53 53 +53 52 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 +b(1000)e(INSTR)m(UCTION)h(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 108 331 a Fd(Left)p Black 1 +TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +277 w(Middle)d(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g +(Middle)p Black 1 TeXcolorgray Black 1 TeXcolorgray Black +1 TeXcolorgray 273 w(Right)p Black -86 460 a Fc(h.mo)o(v32)900 +b(Mo)o(v)o(e)h(h.mo)o(v32)p 1071 807 1619 4 v 1069 907 +4 100 v 1112 877 a Fg(15)581 b(8)p 1858 907 V 82 w(7)249 +b(4)p 2273 907 V 82 w(3)g(0)p 2688 907 V 1071 910 1619 +4 v 1069 1010 4 100 v 1254 980 a(opcode)19 b(0x4a)p 1858 +1010 V 359 w(A)p 2273 1010 V 358 w(B)p 2688 1010 V 1071 +1013 1619 4 v 1069 1113 4 100 v 1374 1083 a(8)h(bits)p +1858 1113 V 420 w(4)g(bits)p 2273 1113 V 233 w(4)g(bits)p +2688 1113 V 1071 1116 1619 4 v -128 1561 a Fb(F)m(ormat:)p +Black Black 171 1805 a Fa(h.mov32)49 b(rA,rB)-128 2199 +y Fb(Description:)p Black Black 171 2443 a Fa(The)f(contents)h(of)e +(general)i(register)g(rB)e(are)h(moved)g(into)g(general)h(register)g +(rA.)-128 2838 y Fb(Operation:)p Black Black 171 3073 +a Fg(rA)21 b(<-)f(rB)-128 3468 y Fb(Notes:)p Black Black +698 5832 a Fg(Class)h(2:)p 989 5710 2075 4 v 987 5809 +4 100 v 1030 5779 a(Architecture)e(Le)n(v)o(el)p 1692 +5809 V 146 w(Ex)o(ecution)f(Mode)p 2452 5809 V 146 w(Implementation)p +3061 5809 V 989 5813 2075 4 v 987 5912 4 100 v 1169 5882 +a(Core)i(CPU)p 1692 5912 V 223 w(User)g(and)g(Supervisor)p +2452 5912 V 94 w(Recommended)p 3061 5912 V 989 5915 2075 +4 v Black 1839 6065 a(53)p Black eop +%%Page: 54 54 +54 53 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 +b(1000)e(INSTR)m(UCTION)h(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 97 331 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 265 w(Middle)d(Middle)g +(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +262 w(Right)p Black -86 460 a Fc(h.ext16s)199 b(Extend)34 +b(Half)h(W)-11 b(ord)36 b(with)e(Sign)200 b(h.ext16s)p +863 807 2035 4 v 861 907 4 100 v 904 877 a Fg(15)581 +b(8)p 1650 907 V 82 w(7)249 b(4)p 2065 907 V 201 w(3)p +2428 907 V 202 w(2)234 b(0)p 2896 907 V 863 910 2035 +4 v 861 1010 4 100 v 1044 980 a(opcode)18 b(0x4b)p 1650 +1010 V 357 w(A)p 2065 1010 V 219 w(reserv)o(ed)p 2428 +1010 V 81 w(opcode)h(0x0)p 2896 1010 V 863 1013 2035 +4 v 861 1113 4 100 v 1166 1083 a(8)h(bits)p 1650 1113 +V 420 w(4)g(bits)p 2065 1113 V 207 w(1)g(bits)p 2428 +1113 V 234 w(3)g(bits)p 2896 1113 V 863 1116 2035 4 v +-128 1561 a Fb(F)m(ormat:)p Black Black 171 1805 a Fa(h.ext16s)50 +b(rA)-128 2199 y Fb(Description:)p Black Black 171 2443 +a Fa(Bit)e(15)f(of)g(general)i(register)g(rA)e(is)g(placed)i(in)e +(high-order)j(16)d(bits)h(of)f(general)i(register)171 +2551 y(rA.)f(The)f(low-order)j(16)d(bits)h(of)f(general)i(register)g +(rA)e(are)h(left)f(unchanged.)-128 2946 y Fb(Operation:)p +Black Black 171 3181 a Fg(rA[31:16])18 b(<-)i(rA[15])-128 +3576 y Fb(Notes:)p Black Black 698 5832 a Fg(Class)h(2:)p +989 5710 2075 4 v 987 5809 4 100 v 1030 5779 a(Architecture)e(Le)n(v)o +(el)p 1692 5809 V 146 w(Ex)o(ecution)f(Mode)p 2452 5809 +V 146 w(Implementation)p 3061 5809 V 989 5813 2075 4 +v 987 5912 4 100 v 1169 5882 a(Core)i(CPU)p 1692 5912 +V 223 w(User)g(and)g(Supervisor)p 2452 5912 V 94 w(Recommended)p +3061 5912 V 989 5915 2075 4 v Black 1839 6065 a(54)p +Black eop +%%Page: 55 55 +55 54 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 +b(1000)e(INSTR)m(UCTION)h(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 101 331 a Fd(Left)p Black 1 +TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +269 w(Middle)d(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g +(Middle)p Black 1 TeXcolorgray Black 1 TeXcolorgray Black +1 TeXcolorgray 266 w(Right)p Black -86 460 a Fc(h.ext16z)188 +b(Extend)34 b(Half)h(W)-11 b(ord)36 b(with)f(Zer)m(o)189 +b(h.ext16z)p 863 807 2035 4 v 861 907 4 100 v 904 877 +a Fg(15)581 b(8)p 1650 907 V 82 w(7)249 b(4)p 2065 907 +V 201 w(3)p 2428 907 V 202 w(2)234 b(0)p 2896 907 V 863 +910 2035 4 v 861 1010 4 100 v 1044 980 a(opcode)18 b(0x4b)p +1650 1010 V 357 w(A)p 2065 1010 V 219 w(reserv)o(ed)p +2428 1010 V 81 w(opcode)h(0x1)p 2896 1010 V 863 1013 +2035 4 v 861 1113 4 100 v 1166 1083 a(8)h(bits)p 1650 +1113 V 420 w(4)g(bits)p 2065 1113 V 207 w(1)g(bits)p +2428 1113 V 234 w(3)g(bits)p 2896 1113 V 863 1116 2035 +4 v -128 1561 a Fb(F)m(ormat:)p Black Black 171 1805 +a Fa(h.ext16z)50 b(rA)-128 2199 y Fb(Description:)p Black +Black 171 2443 a Fa(Zero)e(is)f(placed)i(in)e(high-order)j(16)d(bits)h +(of)f(general)i(register)g(rA.)e(The)h(low-order)171 +2551 y(16)f(bits)h(of)f(general)i(register)g(rA)f(are)f(left)h +(unchanged.)-128 2946 y Fb(Operation:)p Black Black 171 +3181 a Fg(rA[31:16])18 b(<-)i(0)-128 3576 y Fb(Notes:)p +Black Black 698 5832 a Fg(Class)h(2:)p 989 5710 2075 +4 v 987 5809 4 100 v 1030 5779 a(Architecture)e(Le)n(v)o(el)p +1692 5809 V 146 w(Ex)o(ecution)f(Mode)p 2452 5809 V 146 +w(Implementation)p 3061 5809 V 989 5813 2075 4 v 987 +5912 4 100 v 1169 5882 a(Core)i(CPU)p 1692 5912 V 223 +w(User)g(and)g(Supervisor)p 2452 5912 V 94 w(Recommended)p +3061 5912 V 989 5915 2075 4 v Black 1839 6065 a(55)p +Black eop +%%Page: 56 56 +56 55 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 +b(1000)e(INSTR)m(UCTION)h(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 61 331 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 229 w(Middle)d(Middle)g +(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +227 w(Right)p Black -86 460 a Fc(h.ext8s)387 b(Extend)34 +b(Byte)h(with)g(Sign)388 b(h.ext8s)p 863 807 2035 4 v +861 907 4 100 v 904 877 a Fg(15)581 b(8)p 1650 907 V +82 w(7)249 b(4)p 2065 907 V 201 w(3)p 2428 907 V 202 +w(2)234 b(0)p 2896 907 V 863 910 2035 4 v 861 1010 4 +100 v 1044 980 a(opcode)18 b(0x4b)p 1650 1010 V 357 w(A)p +2065 1010 V 219 w(reserv)o(ed)p 2428 1010 V 81 w(opcode)h(0x2)p +2896 1010 V 863 1013 2035 4 v 861 1113 4 100 v 1166 1083 +a(8)h(bits)p 1650 1113 V 420 w(4)g(bits)p 2065 1113 V +207 w(1)g(bits)p 2428 1113 V 234 w(3)g(bits)p 2896 1113 +V 863 1116 2035 4 v -128 1561 a Fb(F)m(ormat:)p Black +Black 171 1805 a Fa(h.ext8s)49 b(rA)-128 2199 y Fb(Description:)p +Black Black 171 2443 a Fa(Bit)f(7)f(of)g(general)h(register)i(rA)d(is)g +(placed)h(in)g(high-order)i(24)d(bits)g(of)h(general)g(register)171 +2551 y(rA.)g(The)f(low-order)j(eight)e(bits)g(of)f(general)i(register)g +(rA)e(are)h(left)f(unchanged.)-128 2946 y Fb(Operation:)p +Black Black 171 3181 a Fg(rA[31:8])19 b(<-)h(rA[7])-128 +3576 y Fb(Notes:)p Black Black 698 5832 a Fg(Class)h(2:)p +989 5710 2075 4 v 987 5809 4 100 v 1030 5779 a(Architecture)e(Le)n(v)o +(el)p 1692 5809 V 146 w(Ex)o(ecution)f(Mode)p 2452 5809 +V 146 w(Implementation)p 3061 5809 V 989 5813 2075 4 +v 987 5912 4 100 v 1169 5882 a(Core)i(CPU)p 1692 5912 +V 223 w(User)g(and)g(Supervisor)p 2452 5912 V 94 w(Recommended)p +3061 5912 V 989 5915 2075 4 v Black 1839 6065 a(56)p +Black eop +%%Page: 57 57 +57 56 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 +b(1000)e(INSTR)m(UCTION)h(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 65 331 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 233 w(Middle)d(Middle)g +(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +230 w(Right)p Black -86 460 a Fc(h.ext8z)376 b(Extend)35 +b(Byte)f(with)h(Zer)m(o)377 b(h.ext8z)p 863 807 2035 +4 v 861 907 4 100 v 904 877 a Fg(15)581 b(8)p 1650 907 +V 82 w(7)249 b(4)p 2065 907 V 201 w(3)p 2428 907 V 202 +w(2)234 b(0)p 2896 907 V 863 910 2035 4 v 861 1010 4 +100 v 1044 980 a(opcode)18 b(0x4b)p 1650 1010 V 357 w(A)p +2065 1010 V 219 w(reserv)o(ed)p 2428 1010 V 81 w(opcode)h(0x3)p +2896 1010 V 863 1013 2035 4 v 861 1113 4 100 v 1166 1083 +a(8)h(bits)p 1650 1113 V 420 w(4)g(bits)p 2065 1113 V +207 w(1)g(bits)p 2428 1113 V 234 w(3)g(bits)p 2896 1113 +V 863 1116 2035 4 v -128 1561 a Fb(F)m(ormat:)p Black +Black 171 1805 a Fa(h.ext8z)49 b(rA)-128 2199 y Fb(Description:)p +Black Black 171 2443 a Fa(Zero)f(is)f(placed)i(in)e(high-order)j(24)d +(bits)h(of)f(general)i(register)g(rA.)e(The)h(low-order)171 +2551 y(eight)h(bits)e(of)g(general)i(register)h(rA)d(are)g(left)h +(unchanged.)-128 2946 y Fb(Operation:)p Black Black 171 +3181 a Fg(rA[31:8])19 b(<-)h(0)-128 3576 y Fb(Notes:)p +Black Black 698 5832 a Fg(Class)h(2:)p 989 5710 2075 +4 v 987 5809 4 100 v 1030 5779 a(Architecture)e(Le)n(v)o(el)p +1692 5809 V 146 w(Ex)o(ecution)f(Mode)p 2452 5809 V 146 +w(Implementation)p 3061 5809 V 989 5813 2075 4 v 987 +5912 4 100 v 1169 5882 a(Core)i(CPU)p 1692 5912 V 223 +w(User)g(and)g(Supervisor)p 2452 5912 V 94 w(Recommended)p +3061 5912 V 989 5915 2075 4 v Black 1839 6065 a(57)p +Black eop +%%Page: 58 58 +58 57 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 +b(1000)e(INSTR)m(UCTION)h(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 21 331 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 190 w(Middle)d(Middle)g +(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +186 w(Right)p Black -86 460 a Fc(h.nop)651 b(No)35 b(Operation)649 +b(h.nop)p 1003 807 1755 4 v 1001 907 4 100 v 1044 877 +a Fg(15)581 b(8)p 1790 907 V 82 w(7)332 b(3)p 2288 907 +V 82 w(2)234 b(0)p 2756 907 V 1003 910 1755 4 v 1001 +1010 4 100 v 1184 980 a(opcode)18 b(0x4b)p 1790 1010 +V 289 w(reserv)o(ed)p 2288 1010 V 148 w(opcode)h(0x4)p +2756 1010 V 1003 1013 1755 4 v 1001 1113 4 100 v 1306 +1083 a(8)h(bits)p 1790 1113 V 462 w(5)g(bits)p 2288 1113 +V 301 w(3)g(bits)p 2756 1113 V 1003 1116 1755 4 v -128 +1561 a Fb(F)m(ormat:)p Black Black 171 1805 a Fa(h.nop)-128 +2199 y Fb(Description:)p Black Black 171 2443 a Fa(This)48 +b(instruction)i(does)e(not)g(do)f(anything)i(except)g(it)e(takes)h(at)f +(least)h(one)g(clock)g(cycle)171 2551 y(to)f(complete.)96 +b(It)47 b(is)h(usually)g(used)g(to)f(fill)h(gaps)g(between)h(16)e(bit)g +(and)h(32)f(bit)g(instructions.)-128 2946 y Fb(Operation:)p +Black Black -128 3576 a(Notes:)p Black Black 654 5832 +a Fg(Class)21 b(1:)p 945 5710 2163 4 v 943 5809 4 100 +v 986 5779 a(Architecture)e(Le)n(v)o(el)p 1647 5809 V +146 w(Ex)o(ecution)f(Mode)p 2408 5809 V 190 w(Implementation)p +3105 5809 V 945 5813 2163 4 v 943 5912 4 100 v 1125 5882 +a(Core)i(CPU)p 1647 5912 V 223 w(User)g(and)g(Supervisor)p +2408 5912 V 81 w(Mandatory)e(al)o(w)o(ays)p 3105 5912 +V 945 5915 2163 4 v Black 1839 6065 a(58)p Black eop +%%Page: 59 59 +59 58 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 +b(1000)e(INSTR)m(UCTION)h(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 17 331 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 186 w(Middle)d(Middle)g +(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +182 w(Right)p Black -86 460 a Fc(h.jalr)325 b(J)n(ump)34 +b(and)h(Link)g(Register)324 b(h.jalr)p 863 807 2035 4 +v 861 907 4 100 v 904 877 a Fg(15)581 b(8)p 1650 907 +V 82 w(7)249 b(4)p 2065 907 V 201 w(3)p 2428 907 V 202 +w(2)234 b(0)p 2896 907 V 863 910 2035 4 v 861 1010 4 +100 v 1044 980 a(opcode)18 b(0x4b)p 1650 1010 V 357 w(A)p +2065 1010 V 219 w(reserv)o(ed)p 2428 1010 V 81 w(opcode)h(0x5)p +2896 1010 V 863 1013 2035 4 v 861 1113 4 100 v 1166 1083 +a(8)h(bits)p 1650 1113 V 420 w(4)g(bits)p 2065 1113 V +207 w(1)g(bits)p 2428 1113 V 234 w(3)g(bits)p 2896 1113 +V 863 1116 2035 4 v -128 1561 a Fb(F)m(ormat:)p Black +Black 171 1805 a Fa(h.jalr)49 b(rA)-128 2199 y Fb(Description:)p +Black Black 171 2443 a Fa(The)f(contents)h(of)e(general)i(register)g +(rA)e(is)g(effective)j(address)f(of)e(the)h(jump.)94 +b(The)171 2551 y(program)49 b(unconditionally)j(jumps)c(to)f(EA)g(with) +h(a)f(delay)h(of)f(one)h(32)f(bit)g(or)g(two)h(16)f(bit)171 +2659 y(instructions.)98 b(The)47 b(address)i(of)e(the)h(instruction)i +(after)e(the)g(delay)g(slot)g(is)f(placed)171 2767 y(in)g(the)h(link)g +(register.)-128 3162 y Fb(Operation:)p Black Black 171 +3397 a Fg(PC)22 b(<-)e(rA)171 3496 y(LR)h(<-)f(DelayInsnAddr)e(+)j(4) +-128 3891 y Fb(Notes:)p Black Black 654 5832 a Fg(Class)g(1:)p +945 5710 2163 4 v 943 5809 4 100 v 986 5779 a(Architecture)e(Le)n(v)o +(el)p 1647 5809 V 146 w(Ex)o(ecution)f(Mode)p 2408 5809 +V 190 w(Implementation)p 3105 5809 V 945 5813 2163 4 +v 943 5912 4 100 v 1125 5882 a(Core)i(CPU)p 1647 5912 +V 223 w(User)g(and)g(Supervisor)p 2408 5912 V 81 w(Mandatory)e(al)o(w)o +(ays)p 3105 5912 V 945 5915 2163 4 v Black 1839 6065 +a(59)p Black eop +%%Page: 60 60 +60 59 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 +b(1000)e(INSTR)m(UCTION)h(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 149 331 a Fd(Left)p Black 1 +TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +367 w(Middle)d(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g +(Middle)p Black 1 TeXcolorgray Black 1 TeXcolorgray Black +1 TeXcolorgray 365 w(Right)p Black -86 460 a Fc(h.load32u)81 +b(Load)35 b(W)-11 b(ord)35 b(and)h(Extend)e(with)h(Zer)m(o)82 +b(h.load32u)p 988 807 1785 4 v 986 907 4 100 v 1029 877 +a Fg(15)248 b(12)p 1484 907 V 82 w(11)h(8)p 1941 907 +V 82 w(7)g(4)p 2356 907 V 82 w(3)g(0)p 2771 907 V 988 +910 1785 4 v 986 1010 4 100 v 1044 980 a(opcode)19 b(0x5)p +1484 1010 V 253 w(N)p 1941 1010 V 376 w(A)p 2356 1010 +V 358 w(B)p 2771 1010 V 988 1013 1785 4 v 986 1113 4 +100 v 1146 1083 a(4)h(bits)p 1484 1113 V 295 w(4)g(bits)p +1941 1113 V 254 w(4)g(bits)p 2356 1113 V 233 w(4)g(bits)p +2771 1113 V 988 1116 1785 4 v -128 1561 a Fb(F)m(ormat:)p +Black Black 171 1805 a Fa(h.load32u)50 b(rA,N\(rB\))-128 +2199 y Fb(Description:)p Black Black 171 2443 a Fa(Offset)f(is)e +(sign-extended)k(and)c(added)i(to)e(the)g(contents)i(of)f(general)g +(register)i(rB.)d(Sum)171 2551 y(represents)j(effective)g(address.)96 +b(The)47 b(word)h(in)f(memory)h(addressed)i(by)d(EA)g(is)g(loaded)171 +2659 y(into)h(general)h(register)g(rA.)-128 3054 y Fb(Operation:)p +Black Black 171 3289 a Fg(EA)21 b(<-)f(e)o(xts\(Immediate\))e(+)i(rB) +171 3388 y(rA)h(<-)f(\(EA\)[31:0])-128 3783 y Fb(Notes:)p +Black Black 698 5832 a Fg(Class)h(2:)p 989 5710 2075 +4 v 987 5809 4 100 v 1030 5779 a(Architecture)e(Le)n(v)o(el)p +1692 5809 V 146 w(Ex)o(ecution)f(Mode)p 2452 5809 V 146 +w(Implementation)p 3061 5809 V 989 5813 2075 4 v 987 +5912 4 100 v 1169 5882 a(Core)i(CPU)p 1692 5912 V 223 +w(User)g(and)g(Supervisor)p 2452 5912 V 94 w(Recommended)p +3061 5912 V 989 5915 2075 4 v Black 1839 6065 a(60)p +Black eop +%%Page: 61 61 +61 60 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 +b(1000)e(INSTR)m(UCTION)h(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 97 331 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 265 w(Middle)d(Middle)g +(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +262 w(Right)p Black -86 460 a Fc(h.stor32)716 b(Stor)m(e)35 +b(W)-11 b(ord)718 b(h.stor32)p 988 807 1785 4 v 986 907 +4 100 v 1029 877 a Fg(15)248 b(12)p 1484 907 V 82 w(11)h(8)p +1941 907 V 82 w(7)g(4)p 2356 907 V 82 w(3)g(0)p 2771 +907 V 988 910 1785 4 v 986 1010 4 100 v 1044 980 a(opcode)19 +b(0x6)p 1484 1010 V 253 w(N)p 1941 1010 V 376 w(A)p 2356 +1010 V 358 w(B)p 2771 1010 V 988 1013 1785 4 v 986 1113 +4 100 v 1146 1083 a(4)h(bits)p 1484 1113 V 295 w(4)g(bits)p +1941 1113 V 254 w(4)g(bits)p 2356 1113 V 233 w(4)g(bits)p +2771 1113 V 988 1116 1785 4 v -128 1561 a Fb(F)m(ormat:)p +Black Black 171 1805 a Fa(h.stor32)50 b(N\(rA\),rB)-128 +2199 y Fb(Description:)p Black Black 171 2443 a Fa(Offset)f(is)e +(sign-extended)k(and)c(added)i(to)e(the)g(contents)i(of)f(general)g +(register)i(rA.)d(Sum)171 2551 y(represents)j(effective)g(address.)96 +b(The)47 b(word)h(in)f(general)i(register)g(rB)e(is)g(stored)i(to)171 +2659 y(memory)g(addressed)g(by)f(EA.)-128 3054 y Fb(Operation:)p +Black Black 171 3289 a Fg(EA)21 b(<-)f(e)o(xts\(Immediate\))e(+)i(rA) +171 3388 y(\(EA\)[31:0])e(<-)i(rB)-128 3783 y Fb(Notes:)p +Black Black 698 5832 a Fg(Class)h(2:)p 989 5710 2075 +4 v 987 5809 4 100 v 1030 5779 a(Architecture)e(Le)n(v)o(el)p +1692 5809 V 146 w(Ex)o(ecution)f(Mode)p 2452 5809 V 146 +w(Implementation)p 3061 5809 V 989 5813 2075 4 v 987 +5912 4 100 v 1169 5882 a(Core)i(CPU)p 1692 5912 V 223 +w(User)g(and)g(Supervisor)p 2452 5912 V 94 w(Recommended)p +3061 5912 V 989 5915 2075 4 v Black 1839 6065 a(61)p +Black eop +%%Page: 62 62 +62 61 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 +b(1000)e(INSTR)m(UCTION)h(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 121 331 a Fd(Left)p Black 1 +TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +289 w(Middle)d(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g +(Middle)p Black 1 TeXcolorgray Black 1 TeXcolorgray Black +1 TeXcolorgray 286 w(Right)p Black -86 460 a Fc(h.add32s)713 +b(Add)35 b(Signed)714 b(h.add32s)p 988 807 1785 4 v 986 +907 4 100 v 1029 877 a Fg(15)248 b(12)p 1484 907 V 82 +w(11)h(8)p 1941 907 V 82 w(7)g(4)p 2356 907 V 82 w(3)g(0)p +2771 907 V 988 910 1785 4 v 986 1010 4 100 v 1044 980 +a(opcode)19 b(0x7)p 1484 1010 V 253 w(D)p 1941 1010 V +376 w(A)p 2356 1010 V 358 w(B)p 2771 1010 V 988 1013 +1785 4 v 986 1113 4 100 v 1146 1083 a(4)h(bits)p 1484 +1113 V 295 w(4)g(bits)p 1941 1113 V 254 w(4)g(bits)p +2356 1113 V 233 w(4)g(bits)p 2771 1113 V 988 1116 1785 +4 v -128 1561 a Fb(F)m(ormat:)p Black Black 171 1805 +a Fa(h.add32s)50 b(rA,rB,rD)-128 2199 y Fb(Description:)p +Black Black 171 2443 a Fa(The)e(contents)h(of)e(general)i(register)g +(rC)e(is)g(added)i(to)e(the)g(contents)i(of)f(general)g(register)171 +2551 y(rB)f(to)h(form)f(the)h(result.)95 b(The)47 b(result)i(is)e +(placed)i(into)e(general)i(register)h(rA.)-128 2946 y +Fb(Operation:)p Black Black 171 3181 a Fg(rA)21 b(<-)f(rB)h(+)f(rC)-128 +3576 y Fb(Notes:)p Black Black 654 5832 a Fg(Class)h(1:)p +945 5710 2163 4 v 943 5809 4 100 v 986 5779 a(Architecture)e(Le)n(v)o +(el)p 1647 5809 V 146 w(Ex)o(ecution)f(Mode)p 2408 5809 +V 190 w(Implementation)p 3105 5809 V 945 5813 2163 4 +v 943 5912 4 100 v 1125 5882 a(Core)i(CPU)p 1647 5912 +V 223 w(User)g(and)g(Supervisor)p 2408 5912 V 81 w(Mandatory)e(al)o(w)o +(ays)p 3105 5912 V 945 5915 2163 4 v Black 1839 6065 +a(62)p Black eop +%%Page: 63 63 +63 62 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 +b(1000)e(INSTR)m(UCTION)h(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 216 331 a Fd(Left)p Black 1 +TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +385 w(Middle)d(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g +(Middle)p Black 1 TeXcolorgray Black 1 TeXcolorgray Black +1 TeXcolorgray 382 w(Right)p Black -86 460 a Fc(h.immch32s)356 +b(Immediate)33 b(Byte)i(Signed)357 b(h.immch32s)p 988 +807 1785 4 v 986 907 4 100 v 1029 877 a Fg(15)248 b(12)p +1484 907 V 82 w(11)h(8)p 1941 907 V 82 w(7)g(4)p 2356 +907 V 82 w(3)g(0)p 2771 907 V 988 910 1785 4 v 986 1010 +4 100 v 1044 980 a(opcode)19 b(0x8)p 1484 1010 V 246 +w(M)p 1941 1010 V 369 w(A)p 2356 1010 V 348 w(M)p 2771 +1010 V 988 1013 1785 4 v 986 1113 4 100 v 1146 1083 a(4)h(bits)p +1484 1113 V 295 w(4)g(bits)p 1941 1113 V 254 w(4)g(bits)p +2356 1113 V 233 w(4)g(bits)p 2771 1113 V 988 1116 1785 +4 v -128 1561 a Fb(F)m(ormat:)p Black Black 171 1805 +a Fa(h.immch32s)50 b(rA,M)-128 2199 y Fb(Description:)p +Black Black 171 2443 a Fa(8)d(bit)h(immediate)h(is)e(sign-extended)k +(to)c(32)g(bits)h(and)g(placed)g(into)g(general)h(register)171 +2551 y(rA.)-128 2946 y Fb(Operation:)p Black Black 171 +3181 a Fg(rA)21 b(<-)f(e)o(xts\(Immediate\))-128 3576 +y Fb(Notes:)p Black Black 698 5832 a Fg(Class)h(2:)p +989 5710 2075 4 v 987 5809 4 100 v 1030 5779 a(Architecture)e(Le)n(v)o +(el)p 1692 5809 V 146 w(Ex)o(ecution)f(Mode)p 2452 5809 +V 146 w(Implementation)p 3061 5809 V 989 5813 2075 4 +v 987 5912 4 100 v 1169 5882 a(Core)i(CPU)p 1692 5912 +V 223 w(User)g(and)g(Supervisor)p 2452 5912 V 94 w(Recommended)p +3061 5912 V 989 5915 2075 4 v Black 1839 6065 a(63)p +Black eop +%%Page: 64 64 +64 63 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 +b(1000)e(INSTR)m(UCTION)h(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray -15 331 a Fd(Left)p Black 1 +TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +154 w(Middle)d(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g +(Middle)p Black 1 TeXcolorgray Black 1 TeXcolorgray Black +1 TeXcolorgray 151 w(Right)p Black -86 460 a Fc(h.jal)598 +b(J)n(ump)34 b(and)h(Link)598 b(h.jal)p 1071 807 1619 +4 v 1069 907 4 100 v 1112 877 a Fg(15)248 b(12)p 1567 +907 V 82 w(11)913 b(0)p 2688 907 V 1071 910 1619 4 v +1069 1010 4 100 v 1127 980 a(opcode)19 b(0x9)p 1567 1010 +V 585 w(X)p 2688 1010 V 1071 1013 1619 4 v 1069 1113 +4 100 v 1229 1083 a(4)h(bits)p 1567 1113 V 607 w(12)f(bits)p +2688 1113 V 1071 1116 1619 4 v -128 1561 a Fb(F)m(ormat:)p +Black Black 171 1805 a Fa(h.jal)49 b(X)-128 2199 y Fb(Description:)p +Black Black 171 2443 a Fa(The)f(immediate)h(is)e(shifted)i(left)f(two)g +(bits,)g(sign-extended)j(to)c(32)g(bits)h(and)f(then)h(added)171 +2551 y(to)f(the)h(address)h(of)e(the)g(delay)h(slot.)95 +b(The)47 b(result)i(is)e(effective)j(address)f(of)e(the)g(jump.)171 +2659 y(The)h(program)h(unconditionally)i(jumps)e(to)e(EA)g(with)h(a)e +(delay)j(of)e(one)g(32)g(bit)h(or)f(two)g(16)171 2767 +y(bit)h(instructions.)97 b(The)48 b(address)h(of)e(the)g(instruction)j +(after)f(the)e(delay)h(slot)g(is)f(placed)171 2875 y(in)g(the)h(link)g +(register.)-128 3269 y Fb(Operation:)p Black Black 171 +3505 a Fg(PC)22 b(<-)e(\(Immediate)e(||)i(00\))g(+)g(DelayInsnAddr)171 +3604 y(LR)h(<-)f(DelayInsnAddr)e(+)j(4)-128 3999 y Fb(Notes:)p +Black Black 698 5832 a Fg(Class)g(2:)p 989 5710 2075 +4 v 987 5809 4 100 v 1030 5779 a(Architecture)e(Le)n(v)o(el)p +1692 5809 V 146 w(Ex)o(ecution)f(Mode)p 2452 5809 V 146 +w(Implementation)p 3061 5809 V 989 5813 2075 4 v 987 +5912 4 100 v 1169 5882 a(Core)i(CPU)p 1692 5912 V 223 +w(User)g(and)g(Supervisor)p 2452 5912 V 94 w(Recommended)p +3061 5912 V 989 5915 2075 4 v Black 1839 6065 a(64)p +Black eop +%%Page: 65 65 +65 64 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 +b(1000)e(INSTR)m(UCTION)h(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 9 331 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 178 w(Middle)d(Middle)g +(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +174 w(Right)p Black -86 460 a Fc(h.bnf)523 b(Branch)34 +b(if)i(No)f(Flag)523 b(h.bnf)p 1071 807 1619 4 v 1069 +907 4 100 v 1112 877 a Fg(15)248 b(12)p 1567 907 V 82 +w(11)913 b(0)p 2688 907 V 1071 910 1619 4 v 1069 1010 +4 100 v 1130 980 a(opcode)18 b(0xa)p 1567 1010 V 588 +w(X)p 2688 1010 V 1071 1013 1619 4 v 1069 1113 4 100 +v 1229 1083 a(4)i(bits)p 1567 1113 V 607 w(12)f(bits)p +2688 1113 V 1071 1116 1619 4 v -128 1561 a Fb(F)m(ormat:)p +Black Black 171 1805 a Fa(h.bnf)49 b(X)-128 2199 y Fb(Description:)p +Black Black 171 2443 a Fa(The)f(immediate)h(is)e(shifted)i(left)f(two)g +(bits,)g(sign-extended)j(to)c(32)g(bits)h(and)f(then)h(added)171 +2551 y(to)f(the)h(address)h(of)e(the)g(delay)h(slot.)95 +b(The)47 b(result)i(is)e(effective)j(address)f(of)e(the)g(branch.)171 +2659 y(If)g(the)h(compare)h(flag)f(is)f(cleared,)i(then)f(the)f +(program)i(branches)g(to)e(EA)h(with)f(a)g(delay)171 +2767 y(of)g(one)h(32)f(bit)g(or)g(two)h(16)f(bit)g(instructions.)-128 +3162 y Fb(Operation:)p Black Black 171 3397 a Fg(EA)21 +b(<-)f(\(Immediate)e(||)i(00\))g(+)g(DelayInsnAddr)171 +3496 y(PC)i(<-)e(EA)g(if)h(\003ag)f(cleared)-128 3891 +y Fb(Notes:)p Black Black 698 5832 a Fg(Class)h(2:)p +989 5710 2075 4 v 987 5809 4 100 v 1030 5779 a(Architecture)e(Le)n(v)o +(el)p 1692 5809 V 146 w(Ex)o(ecution)f(Mode)p 2452 5809 +V 146 w(Implementation)p 3061 5809 V 989 5813 2075 4 +v 987 5912 4 100 v 1169 5882 a(Core)i(CPU)p 1692 5912 +V 223 w(User)g(and)g(Supervisor)p 2452 5912 V 94 w(Recommended)p +3061 5912 V 989 5915 2075 4 v Black 1839 6065 a(65)p +Black eop +%%Page: 66 66 +66 65 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 +b(1000)e(INSTR)m(UCTION)h(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray -31 331 a Fd(Left)p Black 1 +TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +138 w(Middle)d(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g +(Middle)p Black 1 TeXcolorgray Black 1 TeXcolorgray Black +1 TeXcolorgray 135 w(Right)p Black -86 460 a Fc(h.bf)629 +b(Branch)34 b(if)i(Flag)628 b(h.bf)p 1071 807 1619 4 +v 1069 907 4 100 v 1112 877 a Fg(15)248 b(12)p 1567 907 +V 82 w(11)913 b(0)p 2688 907 V 1071 910 1619 4 v 1069 +1010 4 100 v 1127 980 a(opcode)19 b(0xb)p 1567 1010 V +585 w(X)p 2688 1010 V 1071 1013 1619 4 v 1069 1113 4 +100 v 1229 1083 a(4)h(bits)p 1567 1113 V 607 w(12)f(bits)p +2688 1113 V 1071 1116 1619 4 v -128 1561 a Fb(F)m(ormat:)p +Black Black 171 1805 a Fa(h.bf)48 b(X)-128 2199 y Fb(Description:)p +Black Black 171 2443 a Fa(The)g(immediate)h(is)e(shifted)i(left)f(two)g +(bits,)g(sign-extended)j(to)c(32)g(bits)h(and)f(then)h(added)171 +2551 y(to)f(the)h(address)h(of)e(the)g(delay)h(slot.)95 +b(The)47 b(result)i(is)e(effective)j(address)f(of)e(the)g(branch.)171 +2659 y(If)g(the)h(compare)h(flag)f(is)f(set,)g(then)h(the)g(program)h +(branches)g(to)e(EA)g(with)h(a)f(delay)h(of)171 2767 +y(one)g(32)f(bit)g(or)g(two)h(16)f(bit)g(instructions.)-128 +3162 y Fb(Operation:)p Black Black 171 3397 a Fg(EA)21 +b(<-)f(\(Immediate)e(||)i(00\))g(+)g(DelayInsnAddr)171 +3496 y(PC)i(<-)e(EA)g(if)h(\003ag)f(set)-128 3891 y Fb(Notes:)p +Black Black 698 5832 a Fg(Class)h(2:)p 989 5710 2075 +4 v 987 5809 4 100 v 1030 5779 a(Architecture)e(Le)n(v)o(el)p +1692 5809 V 146 w(Ex)o(ecution)f(Mode)p 2452 5809 V 146 +w(Implementation)p 3061 5809 V 989 5813 2075 4 v 987 +5912 4 100 v 1169 5882 a(Core)i(CPU)p 1692 5912 V 223 +w(User)g(and)g(Supervisor)p 2452 5912 V 94 w(Recommended)p +3061 5912 V 989 5915 2075 4 v Black 1839 6065 a(66)p +Black eop +%%Page: 67 67 +67 66 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 +b(1000)e(INSTR)m(UCTION)h(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 128 331 a Fd(Left)p Black 1 +TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +296 w(Middle)d(Middle)h(Middle)f(Middle)g(Middle)g(Middle)g(Middle)g +(Middle)p Black 1 TeXcolorgray Black 1 TeXcolorgray Black +1 TeXcolorgray 293 w(Right)p Black -86 460 a Fc(h.mo)o(vi32)360 +b(Mo)o(v)o(e)34 b(32)i(bit)f(Immediate)360 b(h.mo)o(vi32)p +988 807 1785 4 v 986 907 4 100 v 1029 877 a Fg(15)248 +b(12)p 1484 907 V 82 w(11)h(8)p 1941 907 V 82 w(7)g(4)p +2356 907 V 82 w(3)g(0)p 2771 907 V 988 910 1785 4 v 986 +1010 4 100 v 1047 980 a(opcode)18 b(0xc)p 1484 1010 V +249 w(M)p 1941 1010 V 369 w(A)p 2356 1010 V 348 w(M)p +2771 1010 V 988 1013 1785 4 v 986 1113 4 100 v 1146 1083 +a(4)i(bits)p 1484 1113 V 295 w(4)g(bits)p 1941 1113 V +254 w(4)g(bits)p 2356 1113 V 233 w(4)g(bits)p 2771 1113 +V 988 1116 1785 4 v -128 1561 a Fb(F)m(ormat:)p Black +Black 171 1805 a Fa(h.movi32)50 b(rA,M)-128 2199 y Fb(Description:)p +Black Black 171 2443 a Fa(For)e(simulator.)96 b(Obsolete)-128 +2838 y Fb(Operation:)p Black Black 171 3073 a Fg(N/A)-128 +3468 y Fb(Notes:)p Black Black 762 5832 a Fg(Class)21 +b(0:)p 1053 5710 1947 4 v 1051 5809 4 100 v 1094 5779 +a(Architecture)e(Le)n(v)o(el)p 1756 5809 V 82 w(Ex)o(ecution)f(Mode)p +2388 5809 V 82 w(Implementation)p 2997 5809 V 1053 5813 +1947 4 v 1051 5912 4 100 v 1756 5912 V 2388 5912 V 2997 +5912 V 1053 5915 1947 4 v Black 1839 6065 a(67)p Black +eop +%%Page: 68 68 +68 67 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 +b(1000)e(INSTR)m(UCTION)h(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 134 331 a Fd(Left)p Black 1 +TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +304 w(Middle)d(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g +(Middle)p Black 1 TeXcolorgray Black 1 TeXcolorgray Black +1 TeXcolorgray 300 w(Right)p Black -86 460 a Fc(simprintf)602 +b(Simulate)34 b(printf)602 b(simprintf)p 1154 807 1453 +4 v 1152 907 4 100 v 1195 877 a Fg(31)p 2605 907 V 1152 +1007 V 2524 977 a(0)p 2605 1007 V 1154 1010 1453 4 v +1152 1110 4 100 v 1628 1080 a(opcode)19 b(0x)o(e001)p +2605 1110 V 1154 1113 1453 4 v 1152 1213 4 100 v 1768 +1183 a(16)h(bits)p 2605 1213 V 1154 1216 1453 4 v -128 +1661 a Fb(F)m(ormat:)p Black Black 171 1904 a Fa(simprintf)-128 +2299 y Fb(Description:)p Black Black 171 2543 a Fa(For)48 +b(simulator.)96 b(Obsolete.)-128 2937 y Fb(Operation:)p +Black Black 171 3173 a Fg(N/A)-128 3567 y Fb(Notes:)p +Black Black 762 5832 a Fg(Class)21 b(0:)p 1053 5710 1947 +4 v 1051 5809 4 100 v 1094 5779 a(Architecture)e(Le)n(v)o(el)p +1756 5809 V 82 w(Ex)o(ecution)f(Mode)p 2388 5809 V 82 +w(Implementation)p 2997 5809 V 1053 5813 1947 4 v 1051 +5912 4 100 v 1756 5912 V 2388 5912 V 2997 5912 V 1053 +5915 1947 4 v Black 1839 6065 a(68)p Black eop +%%Page: 69 69 +69 68 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 +b(1000)e(INSTR)m(UCTION)h(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 111 331 a Fd(Left)p Black 1 +TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +279 w(Middle)d(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g +(Middle)p Black 1 TeXcolorgray Black 1 TeXcolorgray Black +1 TeXcolorgray 276 w(Right)p Black -86 460 a Fc(simrdtsc)414 +b(Simulate)34 b(Read)g(T)m(imer)415 b(simrdtsc)p 961 +807 1838 4 v 959 907 4 100 v 1003 877 a Fg(31)622 b(24)p +1831 907 V 82 w(23)248 b(20)p 2330 907 V 82 w(19)p 2798 +907 V 959 1007 V 1831 1007 V 2330 1007 V 2798 1007 V +959 1106 V 1169 1076 a(0)p 961 1110 1838 4 v 959 1209 +4 100 v 1187 1179 a(opcode)18 b(0x)o(e0)p 1831 1209 V +443 w(A)p 2330 1209 V 261 w(opcode)g(0x0)p 2798 1209 +V 961 1213 1838 4 v 959 1312 4 100 v 1306 1282 a(8)i(bits)p +1831 1312 V 503 w(4)g(bits)p 2330 1312 V 301 w(3)g(bits)p +2798 1312 V 961 1315 1838 4 v -128 1760 a Fb(F)m(ormat:)p +Black Black 171 2004 a Fa(simrdtsc)50 b(rA)-128 2399 +y Fb(Description:)p Black Black 171 2642 a Fa(For)e(simulator.)96 +b(Obsolete.)-128 3037 y Fb(Operation:)p Black Black 171 +3272 a Fg(N/A)-128 3667 y Fb(Notes:)p Black Black 762 +5832 a Fg(Class)21 b(0:)p 1053 5710 1947 4 v 1051 5809 +4 100 v 1094 5779 a(Architecture)e(Le)n(v)o(el)p 1756 +5809 V 82 w(Ex)o(ecution)f(Mode)p 2388 5809 V 82 w(Implementation)p +2997 5809 V 1053 5813 1947 4 v 1051 5912 4 100 v 1756 +5912 V 2388 5912 V 2997 5912 V 1053 5915 1947 4 v Black +1839 6065 a(69)p Black eop +%%Page: 70 70 +70 69 bop Black 2390 -179 a Fe(0.1.)45 b(OPENRISC)21 +b(1000)e(INSTR)m(UCTION)h(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 77 331 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 245 w(Middle)d(Middle)g +(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +243 w(Right)p Black -86 460 a Fc(h.sched)795 b(Schedule)h(h.sched)p +1071 807 1619 4 v 1069 907 4 100 v 1112 877 a Fg(15)248 +b(12)p 1567 907 V 82 w(11)913 b(0)p 2688 907 V 1071 910 +1619 4 v 1069 1010 4 100 v 1134 980 a(opcode)19 b(0xf)p +1567 1010 V 597 w(Z)p 2688 1010 V 1071 1013 1619 4 v +1069 1113 4 100 v 1229 1083 a(4)h(bits)p 1567 1113 V +607 w(12)f(bits)p 2688 1113 V 1071 1116 1619 4 v -128 +1561 a Fb(F)m(ormat:)p Black Black 171 1805 a Fa(h.sched)49 +b(Z)-128 2199 y Fb(Description:)p Black Black 171 2443 +a Fa(Immediate)h(carries)f(static)f(scheduling)i(information)h(about)d +(instruction)i(scheduling.)171 2551 y(This)e(information)i(is)e +(generated)h(by)e(an)g(optimizing)j(compiler.)-128 2946 +y Fb(Operation:)p Black Black -128 3576 a(Notes:)p Black +Black 698 5832 a Fg(Class)21 b(3:)p 989 5710 2075 4 v +987 5809 4 100 v 1030 5779 a(Architecture)e(Le)n(v)o(el)p +1692 5809 V 146 w(Ex)o(ecution)f(Mode)p 2452 5809 V 146 +w(Implementation)p 3061 5809 V 989 5813 2075 4 v 987 +5912 4 100 v 1169 5882 a(Core)i(CPU)p 1692 5912 V 223 +w(User)g(and)g(Supervisor)p 2452 5912 V 198 w(Optional)p +3061 5912 V 989 5915 2075 4 v Black 1839 6065 a(70)p +Black eop +%%Trailer +end +userdict /end-hook known{end-hook}if +%%EOF Index: trunk/gen_or1k_isa/result/or1k_isa.ps =================================================================== --- trunk/gen_or1k_isa/result/or1k_isa.ps (nonexistent) +++ trunk/gen_or1k_isa/result/or1k_isa.ps (revision 14) @@ -0,0 +1,3291 @@ +%!PS-Adobe-2.0 +%%Creator: dvips(k) 5.86 Copyright 1999 Radical Eye Software +%%Title: tmp/isa.dvi +%%Pages: 70 +%%PageOrder: Ascend +%%BoundingBox: 0 0 596 842 +%%EndComments +%DVIPSWebPage: (www.radicaleye.com) +%DVIPSCommandLine: dvips -o result/or1k_isa.ps tmp/isa.dvi +%DVIPSParameters: dpi=600, compressed +%DVIPSSource: TeX output 2000.03.04:0314 +%%BeginProcSet: texc.pro +%! +/TeXDict 300 dict def TeXDict begin/N{def}def/B{bind def}N/S{exch}N/X{S +N}B/A{dup}B/TR{translate}N/isls false N/vsize 11 72 mul N/hsize 8.5 72 +mul N/landplus90{false}def/@rigin{isls{[0 landplus90{1 -1}{-1 1}ifelse 0 +0 0]concat}if 72 Resolution div 72 VResolution div neg scale isls{ +landplus90{VResolution 72 div vsize mul 0 exch}{Resolution -72 div hsize +mul 0}ifelse TR}if Resolution VResolution vsize -72 div 1 add mul TR[ +matrix currentmatrix{A A round sub abs 0.00001 lt{round}if}forall round +exch round exch]setmatrix}N/@landscape{/isls true N}B/@manualfeed{ +statusdict/manualfeed true put}B/@copies{/#copies X}B/FMat[1 0 0 -1 0 0] +N/FBB[0 0 0 0]N/nn 0 N/IEn 0 N/ctr 0 N/df-tail{/nn 8 dict N nn begin +/FontType 3 N/FontMatrix fntrx N/FontBBox FBB N string/base X array +/BitMaps X/BuildChar{CharBuilder}N/Encoding IEn N end A{/foo setfont}2 +array copy cvx N load 0 nn put/ctr 0 N[}B/sf 0 N/df{/sf 1 N/fntrx FMat N +df-tail}B/dfs{div/sf X/fntrx[sf 0 0 sf neg 0 0]N df-tail}B/E{pop nn A +definefont setfont}B/Cw{Cd A length 5 sub get}B/Ch{Cd A length 4 sub get +}B/Cx{128 Cd A length 3 sub get sub}B/Cy{Cd A length 2 sub get 127 sub} +B/Cdx{Cd A length 1 sub get}B/Ci{Cd A type/stringtype ne{ctr get/ctr ctr +1 add N}if}B/id 0 N/rw 0 N/rc 0 N/gp 0 N/cp 0 N/G 0 N/CharBuilder{save 3 +1 roll S A/base get 2 index get S/BitMaps get S get/Cd X pop/ctr 0 N Cdx +0 Cx Cy Ch sub Cx Cw add Cy setcachedevice Cw Ch true[1 0 0 -1 -.1 Cx +sub Cy .1 sub]/id Ci N/rw Cw 7 add 8 idiv string N/rc 0 N/gp 0 N/cp 0 N{ +rc 0 ne{rc 1 sub/rc X rw}{G}ifelse}imagemask restore}B/G{{id gp get/gp +gp 1 add N A 18 mod S 18 idiv pl S get exec}loop}B/adv{cp add/cp X}B +/chg{rw cp id gp 4 index getinterval putinterval A gp add/gp X adv}B/nd{ +/cp 0 N rw exit}B/lsh{rw cp 2 copy get A 0 eq{pop 1}{A 255 eq{pop 254}{ +A A add 255 and S 1 and or}ifelse}ifelse put 1 adv}B/rsh{rw cp 2 copy +get A 0 eq{pop 128}{A 255 eq{pop 127}{A 2 idiv S 128 and or}ifelse} +ifelse put 1 adv}B/clr{rw cp 2 index string putinterval adv}B/set{rw cp +fillstr 0 4 index getinterval putinterval adv}B/fillstr 18 string 0 1 17 +{2 copy 255 put pop}for N/pl[{adv 1 chg}{adv 1 chg nd}{1 add chg}{1 add +chg nd}{adv lsh}{adv lsh nd}{adv rsh}{adv rsh nd}{1 add adv}{/rc X nd}{ +1 add set}{1 add clr}{adv 2 chg}{adv 2 chg nd}{pop nd}]A{bind pop} +forall N/D{/cc X A type/stringtype ne{]}if nn/base get cc ctr put nn +/BitMaps get S ctr S sf 1 ne{A A length 1 sub A 2 index S get sf div put +}if put/ctr ctr 1 add N}B/I{cc 1 add D}B/bop{userdict/bop-hook known{ +bop-hook}if/SI save N @rigin 0 0 moveto/V matrix currentmatrix A 1 get A +mul exch 0 get A mul add .99 lt{/QV}{/RV}ifelse load def pop pop}N/eop{ +SI restore userdict/eop-hook known{eop-hook}if showpage}N/@start{ +userdict/start-hook known{start-hook}if pop/VResolution X/Resolution X +1000 div/DVImag X/IEn 256 array N 2 string 0 1 255{IEn S A 360 add 36 4 +index cvrs cvn put}for pop 65781.76 div/vsize X 65781.76 div/hsize X}N +/p{show}N/RMat[1 0 0 -1 0 0]N/BDot 260 string N/Rx 0 N/Ry 0 N/V{}B/RV/v{ +/Ry X/Rx X V}B statusdict begin/product where{pop false[(Display)(NeXT) +(LaserWriter 16/600)]{A length product length le{A length product exch 0 +exch getinterval eq{pop true exit}if}{pop}ifelse}forall}{false}ifelse +end{{gsave TR -.1 .1 TR 1 1 scale Rx Ry false RMat{BDot}imagemask +grestore}}{{gsave TR -.1 .1 TR Rx Ry scale 1 1 false RMat{BDot} +imagemask grestore}}ifelse B/QV{gsave newpath transform round exch round +exch itransform moveto Rx 0 rlineto 0 Ry neg rlineto Rx neg 0 rlineto +fill grestore}B/a{moveto}B/delta 0 N/tail{A/delta X 0 rmoveto}B/M{S p +delta add tail}B/b{S p tail}B/c{-4 M}B/d{-3 M}B/e{-2 M}B/f{-1 M}B/g{0 M} +B/h{1 M}B/i{2 M}B/j{3 M}B/k{4 M}B/w{0 rmoveto}B/l{p -4 w}B/m{p -3 w}B/n{ +p -2 w}B/o{p -1 w}B/q{p 1 w}B/r{p 2 w}B/s{p 3 w}B/t{p 4 w}B/x{0 S +rmoveto}B/y{3 2 roll p a}B/bos{/SS save N}B/eos{SS restore}B end + +%%EndProcSet +%%BeginProcSet: special.pro +%! +TeXDict begin/SDict 200 dict N SDict begin/@SpecialDefaults{/hs 612 N +/vs 792 N/ho 0 N/vo 0 N/hsc 1 N/vsc 1 N/ang 0 N/CLIP 0 N/rwiSeen false N +/rhiSeen false N/letter{}N/note{}N/a4{}N/legal{}N}B/@scaleunit 100 N +/@hscale{@scaleunit div/hsc X}B/@vscale{@scaleunit div/vsc X}B/@hsize{ +/hs X/CLIP 1 N}B/@vsize{/vs X/CLIP 1 N}B/@clip{/CLIP 2 N}B/@hoffset{/ho +X}B/@voffset{/vo X}B/@angle{/ang X}B/@rwi{10 div/rwi X/rwiSeen true N}B +/@rhi{10 div/rhi X/rhiSeen true N}B/@llx{/llx X}B/@lly{/lly X}B/@urx{ +/urx X}B/@ury{/ury X}B/magscale true def end/@MacSetUp{userdict/md known +{userdict/md get type/dicttype eq{userdict begin md length 10 add md +maxlength ge{/md md dup length 20 add dict copy def}if end md begin +/letter{}N/note{}N/legal{}N/od{txpose 1 0 mtx defaultmatrix dtransform S +atan/pa X newpath clippath mark{transform{itransform moveto}}{transform{ +itransform lineto}}{6 -2 roll transform 6 -2 roll transform 6 -2 roll +transform{itransform 6 2 roll itransform 6 2 roll itransform 6 2 roll +curveto}}{{closepath}}pathforall newpath counttomark array astore/gc xdf +pop ct 39 0 put 10 fz 0 fs 2 F/|______Courier fnt invertflag{PaintBlack} +if}N/txpose{pxs pys scale ppr aload pop por{noflips{pop S neg S TR pop 1 +-1 scale}if xflip yflip and{pop S neg S TR 180 rotate 1 -1 scale ppr 3 +get ppr 1 get neg sub neg ppr 2 get ppr 0 get neg sub neg TR}if xflip +yflip not and{pop S neg S TR pop 180 rotate ppr 3 get ppr 1 get neg sub +neg 0 TR}if yflip xflip not and{ppr 1 get neg ppr 0 get neg TR}if}{ +noflips{TR pop pop 270 rotate 1 -1 scale}if xflip yflip and{TR pop pop +90 rotate 1 -1 scale ppr 3 get ppr 1 get neg sub neg ppr 2 get ppr 0 get +neg sub neg TR}if xflip yflip not and{TR pop pop 90 rotate ppr 3 get ppr +1 get neg sub neg 0 TR}if yflip xflip not and{TR pop pop 270 rotate ppr +2 get ppr 0 get neg sub neg 0 S TR}if}ifelse scaleby96{ppr aload pop 4 +-1 roll add 2 div 3 1 roll add 2 div 2 copy TR .96 dup scale neg S neg S +TR}if}N/cp{pop pop showpage pm restore}N end}if}if}N/normalscale{ +Resolution 72 div VResolution 72 div neg scale magscale{DVImag dup scale +}if 0 setgray}N/psfts{S 65781.76 div N}N/startTexFig{/psf$SavedState +save N userdict maxlength dict begin/magscale true def normalscale +currentpoint TR/psf$ury psfts/psf$urx psfts/psf$lly psfts/psf$llx psfts +/psf$y psfts/psf$x psfts currentpoint/psf$cy X/psf$cx X/psf$sx psf$x +psf$urx psf$llx sub div N/psf$sy psf$y psf$ury psf$lly sub div N psf$sx +psf$sy scale psf$cx psf$sx div psf$llx sub psf$cy psf$sy div psf$ury sub +TR/showpage{}N/erasepage{}N/copypage{}N/p 3 def @MacSetUp}N/doclip{ +psf$llx psf$lly psf$urx psf$ury currentpoint 6 2 roll newpath 4 copy 4 2 +roll moveto 6 -1 roll S lineto S lineto S lineto closepath clip newpath +moveto}N/endTexFig{end psf$SavedState restore}N/@beginspecial{SDict +begin/SpecialSave save N gsave normalscale currentpoint TR +@SpecialDefaults count/ocount X/dcount countdictstack N}N/@setspecial{ +CLIP 1 eq{newpath 0 0 moveto hs 0 rlineto 0 vs rlineto hs neg 0 rlineto +closepath clip}if ho vo TR hsc vsc scale ang rotate rwiSeen{rwi urx llx +sub div rhiSeen{rhi ury lly sub div}{dup}ifelse scale llx neg lly neg TR +}{rhiSeen{rhi ury lly sub div dup scale llx neg lly neg TR}if}ifelse +CLIP 2 eq{newpath llx lly moveto urx lly lineto urx ury lineto llx ury +lineto closepath clip}if/showpage{}N/erasepage{}N/copypage{}N newpath}N +/@endspecial{count ocount sub{pop}repeat countdictstack dcount sub{end} +repeat grestore SpecialSave restore end}N/@defspecial{SDict begin}N +/@fedspecial{end}B/li{lineto}B/rl{rlineto}B/rc{rcurveto}B/np{/SaveX +currentpoint/SaveY X N 1 setlinecap newpath}N/st{stroke SaveX SaveY +moveto}N/fil{fill SaveX SaveY moveto}N/ellipse{/endangle X/startangle X +/yrad X/xrad X/savematrix matrix currentmatrix N TR xrad yrad scale 0 0 +1 startangle endangle arc savematrix setmatrix}N end + +%%EndProcSet +%%BeginProcSet: color.pro +%! +TeXDict begin/setcmykcolor where{pop}{/setcmykcolor{dup 10 eq{pop +setrgbcolor}{1 sub 4 1 roll 3{3 index add neg dup 0 lt{pop 0}if 3 1 roll +}repeat setrgbcolor pop}ifelse}B}ifelse/TeXcolorcmyk{setcmykcolor}def +/TeXcolorrgb{setrgbcolor}def/TeXcolorgrey{setgray}def/TeXcolorgray{ +setgray}def/TeXcolorhsb{sethsbcolor}def/currentcmykcolor where{pop}{ +/currentcmykcolor{currentrgbcolor 10}B}ifelse/DC{exch dup userdict exch +known{pop pop}{X}ifelse}B/GreenYellow{0.15 0 0.69 0 setcmykcolor}DC +/Yellow{0 0 1 0 setcmykcolor}DC/Goldenrod{0 0.10 0.84 0 setcmykcolor}DC +/Dandelion{0 0.29 0.84 0 setcmykcolor}DC/Apricot{0 0.32 0.52 0 +setcmykcolor}DC/Peach{0 0.50 0.70 0 setcmykcolor}DC/Melon{0 0.46 0.50 0 +setcmykcolor}DC/YellowOrange{0 0.42 1 0 setcmykcolor}DC/Orange{0 0.61 +0.87 0 setcmykcolor}DC/BurntOrange{0 0.51 1 0 setcmykcolor}DC +/Bittersweet{0 0.75 1 0.24 setcmykcolor}DC/RedOrange{0 0.77 0.87 0 +setcmykcolor}DC/Mahogany{0 0.85 0.87 0.35 setcmykcolor}DC/Maroon{0 0.87 +0.68 0.32 setcmykcolor}DC/BrickRed{0 0.89 0.94 0.28 setcmykcolor}DC/Red{ +0 1 1 0 setcmykcolor}DC/OrangeRed{0 1 0.50 0 setcmykcolor}DC/RubineRed{ +0 1 0.13 0 setcmykcolor}DC/WildStrawberry{0 0.96 0.39 0 setcmykcolor}DC +/Salmon{0 0.53 0.38 0 setcmykcolor}DC/CarnationPink{0 0.63 0 0 +setcmykcolor}DC/Magenta{0 1 0 0 setcmykcolor}DC/VioletRed{0 0.81 0 0 +setcmykcolor}DC/Rhodamine{0 0.82 0 0 setcmykcolor}DC/Mulberry{0.34 0.90 +0 0.02 setcmykcolor}DC/RedViolet{0.07 0.90 0 0.34 setcmykcolor}DC +/Fuchsia{0.47 0.91 0 0.08 setcmykcolor}DC/Lavender{0 0.48 0 0 +setcmykcolor}DC/Thistle{0.12 0.59 0 0 setcmykcolor}DC/Orchid{0.32 0.64 0 +0 setcmykcolor}DC/DarkOrchid{0.40 0.80 0.20 0 setcmykcolor}DC/Purple{ +0.45 0.86 0 0 setcmykcolor}DC/Plum{0.50 1 0 0 setcmykcolor}DC/Violet{ +0.79 0.88 0 0 setcmykcolor}DC/RoyalPurple{0.75 0.90 0 0 setcmykcolor}DC +/BlueViolet{0.86 0.91 0 0.04 setcmykcolor}DC/Periwinkle{0.57 0.55 0 0 +setcmykcolor}DC/CadetBlue{0.62 0.57 0.23 0 setcmykcolor}DC +/CornflowerBlue{0.65 0.13 0 0 setcmykcolor}DC/MidnightBlue{0.98 0.13 0 +0.43 setcmykcolor}DC/NavyBlue{0.94 0.54 0 0 setcmykcolor}DC/RoyalBlue{1 +0.50 0 0 setcmykcolor}DC/Blue{1 1 0 0 setcmykcolor}DC/Cerulean{0.94 0.11 +0 0 setcmykcolor}DC/Cyan{1 0 0 0 setcmykcolor}DC/ProcessBlue{0.96 0 0 0 +setcmykcolor}DC/SkyBlue{0.62 0 0.12 0 setcmykcolor}DC/Turquoise{0.85 0 +0.20 0 setcmykcolor}DC/TealBlue{0.86 0 0.34 0.02 setcmykcolor}DC +/Aquamarine{0.82 0 0.30 0 setcmykcolor}DC/BlueGreen{0.85 0 0.33 0 +setcmykcolor}DC/Emerald{1 0 0.50 0 setcmykcolor}DC/JungleGreen{0.99 0 +0.52 0 setcmykcolor}DC/SeaGreen{0.69 0 0.50 0 setcmykcolor}DC/Green{1 0 +1 0 setcmykcolor}DC/ForestGreen{0.91 0 0.88 0.12 setcmykcolor}DC +/PineGreen{0.92 0 0.59 0.25 setcmykcolor}DC/LimeGreen{0.50 0 1 0 +setcmykcolor}DC/YellowGreen{0.44 0 0.74 0 setcmykcolor}DC/SpringGreen{ +0.26 0 0.76 0 setcmykcolor}DC/OliveGreen{0.64 0 0.95 0.40 setcmykcolor} +DC/RawSienna{0 0.72 1 0.45 setcmykcolor}DC/Sepia{0 0.83 1 0.70 +setcmykcolor}DC/Brown{0 0.81 1 0.60 setcmykcolor}DC/Tan{0.14 0.42 0.56 0 +setcmykcolor}DC/Gray{0 0 0 0.50 setcmykcolor}DC/Black{0 0 0 1 +setcmykcolor}DC/White{0 0 0 0 setcmykcolor}DC end + +%%EndProcSet +TeXDict begin 39158280 55380996 1000 600 600 (tmp/isa.dvi) +@start +%DVIPSBitmapFont: Fa ectt1095 10.95 59 +/Fa 59 123 df<143C147EEB01FE1303EB07FCEB0FF8EB1FE0EB3FC0EB7F80EBFF005B48 +5A485AA2485A5B120F5B121F5BA2123F90C7FCA25A127EA312FE5AAD7E127EA3127F7EA2 +7F121FA27F120F7F12077F6C7EA26C7E6C7E7FEB7F80EB3FC0EB1FE0EB0FF8EB07FCEB03 +FE1301EB007E143C174771BE2F>40 D<127812FCB4FC7F6C7E6C7EEA0FF06C7E6C7E6C7E +1200137FEB3F80A2EB1FC0130F14E0130714F01303A214F81301A214FC1300A314FE147E +AD14FE14FCA3130114F8A2130314F0A2130714E0130F14C0131FEB3F80A2EB7F0013FE12 +01485A485A485AEA3FE0485A485A90C7FC12FC1278174778BE2F>I44 D<007FB512F8B612FCA46C14F81E0678962F>I< +121FEA3F80EA7FC0EAFFE0A5EA7FC0EA3F80EA1F000B0B6E8A2F>I49 DIII<000FB6FC481580A416000180C8FCAEEB83FE90389FFFC090B512F08181 +819038FE03FFD9F000138049133F0180EB1FC0150F6CC713E0C81207A216F01503A4123C +127EB4FC150716E0150F5A007EEC1FC0007F143F6DEB7F803A3FC001FF00391FF80FFE90 +B55A6C5C00035C6C14C06C6C90C7FCEB0FF824397BB72F>II<1278B712F816FCA416F8 +00FCC7EA07F0ED0FE0ED1FC00078EC3F80C8FCED7F0015FE4A5A5D14034A5A5D140F5D14 +1F5D143F92C7FC5C147E14FE5CA213015CA2495AA313075CA3130F5CA5131F5CAA6DC8FC +263A7CB82F>II59 D<143F4A7EA24A7EA4903801F3E0A501037FA314E101077F +A414C0010F7FA490381F807EA4013F137F4A7EA4017E6D7EA2017FB5FCA290B67EA49038 +FC000F48486D7EA4000381491303A3D87FFF90383FFF80A2B56C4813C0A26C496C1380A2 +2A397EB82F>65 D<007FB512E0B612FC15FF168016C06C15E03A03F0001FF0150FED03F8 +A2150116FC1500A5150116F8150316F01507ED1FE0ED7FC090B61280160015FC15FF16C0 +16E09039F0000FF0ED03F8ED01FC150016FE167EA2163FA6167F167E16FEA2ED01FC1507 +ED1FF8007FB6FCB712F016E0168016006C14F828387EB72F>I<91387F8038903903FFE0 +7C010FEBF8FC4913FC4913FF5BEBFFC048EB003F4848130FEA07F849130748481303A248 +4813015B123F90C8FCA25A127E1678160012FE5AAC7E127EA21678007F15FC7EA27F121F +6D13016C6C14F86D130312076DEB07F0D803FE130F6C6CEB1FE06C9038C07FC06DB51280 +6D14006D5B6D5B010313F09038007F80263A7CB82F>I<007FB57EB612F015FC81816C81 +2607E0017F9138003FE0151F6F7E6F7E15036F7EA26F7EA2167E167F82A41780161FAB16 +3F1700A35E167EA216FE4B5AA24B5A15074B5A151F4B5A4AB45A007FB65AB7C7FC5D5D15 +F06C148029387EB72F>I<007FB612FCB77EA47ED803F0C7127EA7163C93C7FCA515F04A +7EA490B5FCA6EBF001A46E5A92C8FCA5160FEE1F80A9007FB7FCB8FCA46C160029387DB7 +2F>I<007FB612FEB8FCA47ED803F0C7123FA7161E1600A6157815FCA490B5FCA6EBF000 +A4157892C7FCAE387FFFE0B57EA46C5B28387DB72F>I<3B7FFF807FFF80A2B56CB512C0 +A26C496C1380A23B03F00003F000B290B6FCA69038F00003B3A23B7FFF807FFF80A2B56C +B512C0A26C496C1380A22A387EB72F>72 D<007FB512FEB7FCA46C14FE390007E000B3B3 +A8007FB512FEB7FCA46C14FE203879B72F>I<0103B512E016F05BA27F16E090C7EAFC00 +B3B3123C127EB4FC1401A24A5A1407397FE03FF090B55A6C5C6C5C000791C7FC000113FC +38003FE024397AB72F>II<387FFFF080B5FCA27E5CD801F8C8FCB3B0161E163FA9007FB7 +FCA2B8FCA27E16FE28387DB72F>III<90383FFFC00003B512FC488048804815804815C0EBF00001C0133F4848EB1FE090C7 +120F007E1407A400FE15F0481403B3A96C1407A2007E15E0A3007F140FA26D131F6C6CEB +3FC09038F801FF90B6FC6C15806C15006C5C6C5CD8003F13C0243A7BB82F>I<387FFFFE +ECFFC0B612F015FC6C80812603F0037F9138007FC0153F6F7E150F1507821503A515075E +150F151F4B5A157F913803FF8090B6C7FC5D5D5D81819038F003FF9138007F80153F151F +82150FA9EEC1E0EEC3F0A316E33A7FFF8007E7EEFFE0B512C06F13C06C497E6F1380C9EA +3E002C397EB72F>82 D<90391FF8038090397FFF07C048B512C74814EF4814FF5A381FF8 +0F383FC00349C6FC48C7127F007E143F12FE48141FA2150FA46CEC0780007E91C7FC127F +6C7E7FEA1FF86CB47E6C13F86CEBFF806C14E06C6C13F8010F7F01007FEC0FFF02001380 +ED3FC0151FED0FE01507A216F00078140312FCA56C140716E06C140F7F6DEB1FC001F013 +7F9039FE01FF8090B612005D00FD5CD8F87F5B011F13E0D8700390C7FC243A7BB82F>I< +007FB71280B812C0A53AFC003F000FA70078ED0780C791C7FCB3B290381FFFFE497FA46D +5B2A387EB72F>I88 D<003FB612F84815FCA5007EC7EA03F8ED07F0150F16E0ED1F +C0153F1680003CEC7F00C85A5D4A5A14035D4A5A140F5D4A5A143F5D4AC7FC5C5C495A13 +035C495A130F5C495A133F5C49C8FC5B5B48481478000315FC5B485A120F5B485A123F5B +48C8FC90B6FCB7FCA46C15F826387CB72F>90 D97 +DI<903803FFC0010F13F8013F7F90B57E488048158048EB007FEA0FF85B485A +49EB3F004848131E90C9FC5A127EA212FE5AA87E127EA2127FED07806C6CEB0FC07F6C6C +131F6D1480D80FFC137F3A07FF81FF006C90B5FC6C5C6C5C013F13F0010F13C0D903FEC7 +FC222A79A82F>I<913803FF804A7FA480EC000FAAEB03FCEB1FFF017F13CF90B512EF48 +14FF5A3807FE07380FF801391FF0007F01C0133F485A151F48C7FC150F127E12FEA25AA8 +7E007E141FA2127F6C6C133F157F6C7E6D13FF380FF8012607FE0713FF90B712806C14EF +6C14CF6C6C138F90261FFE071300D907F8C8FC29397DB72F>II<4AB4FC020713C0021F13E0147F91B512F0A249130FEB +03FC9138F807E0903907F001804AC7FCA8007FB61280B712C0A46C1580260007E0C7FCB3 +A9003FB512FC4880A46C5C24397DB82F>I<903903F801FE903A1FFF07FF80017F13DF90 +B712C05A5AD9FE0FEB0F803B07F803FC070048486C6CC7FCEBE00049137E001F147F497F +A66D5B000F147E6D13FEEBF0016C6C485A3903FE0FF890B5FC485C5D485C019F90C8FCEB +83F80180C9FCA37FEA07E490B512F06C14FF4815C0488148813A3FC0001FF890C7EA01FC +007E6E7E007C157E00FC153E48153F82A46C5D007C153E007F15FE6C6C495A01E01307D8 +1FFEEB7FF86CB65A6C5D000115806C92C7FC011F13F8010313C02A3E7DA72F>IIIII<387FFFF080B5FCA27EA2EA0001 +B3B3A8007FB612E0A2B712F0A26C15E0A224387BB72F>I<903901F801F83A7F8FFC0FFC +3AFFDFFE1FFE90B5487E92B51280A23A7FFE1FFE1F3B07FC0FFC0FC001F813F89039F007 +F00701E013E0A301C013C0B3A33B7FFC3FFC3FFCD8FFFE01FE13FE027F137FA2023F133F +D87FFC01FC13FC2F2880A72F>IIII<903903FE01E090390FFF83F0013F13E390B512F34814FB4814FF481303380FFC0001 +F0133F4848131F485A49130F48C71207A2127E150312FE5AA77E1507127E127F150F6C7E +151F6C6C133F01F0137F6C6C13FF3807FE036CB6FC6C14FB6C14F36D13C3011F1303EB03 +FC90C7FCAD4AB512E0A24A14F0A26E14E0A22C3C7DA72F>II<90381FFC0E48B5129F000714 +FF5A5A5A387FF007EB800000FEC77EA24880A37E007F141E01C090C7FCEA3FFC381FFFF0 +6CEBFF80000314E0C614F8011F13FE9038007FFF02011380EC007F0078EC1FC000FC140F +ED07E0A27EA27E6D130F6DEB1FC06D133F9039FC01FF8090B6FC16005D00F814F8013F13 +E0D8700790C7FC232A7AA82F>I<130F497EAA007FB612C0B712E0A46C15C026001F80C7 +FCB216F0ED01F8A5ECC003ED07F090380FE00F9138F81FE06DB512C0A26D14806DEBFE00 +9038007FF8EC1FE025337EB12F>I<3A7FF001FFC0486C487FA4007F7F0001EB0007B3A4 +150FA2151F153F6D137F6CB448B5128091B612C07FA26D13E7010F01831380D903FEC8FC +2A287EA62F>II<3B7FFF801FFFE06E5AB515F0A2 +6C16E04A7ED807C0C7EA3E00A36D147E0003157CA56C6C5CEC0F80EC1FC0EC3FE0A36C6C +486C5AEC7DF1A214FD15F914F9D978F85B1379137DA2ECF079157B013FEB7FC014E0153F +A2ECC01F6D486C5A2C277FA62F>I<3A3FFF80FFFE4801C17FA46C01805B27007E001FC7 +FC6D5B157E6D6C5AEB0FC0903807C1F8ECE3F0903803F3E0EB01FF6D5B5D6EC8FC80A25C +4A7E81903801F3E0903803E3F0EB07E1ECC0F849487E011F137E90383F003E013E7F017E +80496D7E3B7FFF807FFF806EB5FCB515C0A26C16804A7E2A277EA62F>I<3B7FFF803FFF +80B54913C014C0A214806C6E13803B01F00003E0007F12004B5A7F137C017E495A133EA2 +013F49C7FC7FA290380F803EA214C001075BA214E001035BA2EB01F05D14F1EB00F95DA2 +147BEC7FC0143FA25D141FA292C8FCA3143EA35CA214FC000F5BEA1F81EA3FC1EBC3F0EB +07E0131FEBFFC06C5BA26C48C9FC6C5AEA03F02A3C7EA62F>I<003FB612F84815FCA416 +F8007EC7EA0FF0ED1FE0ED3FC0ED7F80EDFF00003C495AC7485A4A5A4A5A4A5A4A5A4A5A +4AC7FC495A495A495A495A495A495A495A49C7123C4848147E485A485A485A485A485A48 +B612FEB7FCA46C15FC27277DA62F>I E +%EndDVIPSBitmapFont +%DVIPSBitmapFont: Fb ecbx1440 14.4 16 +/Fb 16 117 df58 D68 +D70 D78 D<93381FFF800303B512FC033FECFFC092B712F00207D9F80113FE +021F903A80001FFF804A48C700077FDAFFF8020113F049496E7F4901C0ED3FFC49496F7E +4990C96C7E4948707F013F854948707F4948707F48864A8248864A177F48864849717EA3 +481B804A83481BC0A44890CB6C13E0A5B51AF0AF6C1BE06E5FA46C1BC0A26E5F6C1B80A3 +6C6D4D1300A26C6D4D5AA26C626C6D4C5B6E5E6C626D6C4C5B6E5E6D6D4B5B6D6D4B5B6D +6D4B90C7FC6D6D4B5A01016D4A13F86D01FE02075B91263FFFC0013F13C06ED9F801B55A +020790B648C8FC020116F8DA003F15C003074AC9FCDB001F1380545479D263>I97 +D<913803FFE0023F13FE91B67E010315E0010F9038003FF8D93FFCEB07FC4948497E4948 +131F4849497E485B485BA24890C7FC5A5B003F6F5A705A705A007F92C8FC5BA312FFAD12 +7F7FA3123F7F6CEE0F80A26C6D141F18006C6D5C6C6D143E6C6D147E6C6D5C6D6C495A6D +B4EB07F0010F9038C01FE06D90B5128001014AC7FCD9003F13F80203138031387CB63A> +99 D<913807FF80027F13F849B512FE01076E7E011F010313E0903A3FFC007FF0D97FF0 +6D7E49486D7E4849130F48496D7E48824890C77E1880485A82003F17C0A3485A18E082A2 +12FFA290B8FCA401FCCAFCA6127FA37F123FA2EF03E06C7E17076C17C06C6D140F18806C +6D141F6C6DEC3F006C6D147ED97FFC495AD91FFFEB07F86D9038E03FF0010390B512C001 +005D023F01FCC7FC020113E033387CB63C>101 D<133FEBFFC0487F487FA2487FA66C5B +A26C5B6C5B013FC7FC90C8FCAEEB1FF8B5FCA512017EB3B3A6B612F0A51C547CD324> +105 D109 DI<913801FFC0023F13FE91B67E01 +0315E0010F018013F8903A3FFC001FFED97FF0EB07FF49486D7F48496D7F48496D7F91C8 +127F4883488349153F001F83A2003F8349151FA2007F83A400FF1880AC007F1800A3003F +5F6D153FA2001F5FA26C6C4B5AA26C6D4A5A6C5F6C6D495B6C6D495B6D6C4990C7FCD93F +FCEB1FFE6DB46CB45A010790B512F0010115C0D9003F49C8FC020313E039387CB642>I< +D93FF8EB7FF0B50107B5FC031F14C0037F14F09126F9FF0013FCDAFFF8EB3FFF000302E0 +010F7FC602806D7F92C76C7F4A824A804A6E7F85187F85A2183F85A4721380AD4E1300A4 +4E5AA26118FF616E5C616E4A5B6E4A5B6F495B03E04990C7FC6FEB7FFE913AF9FE01FFF8 +02F8B65A033F14C0030749C8FC030013E093CAFCB1B612F8A5414D7DB549>I<90393FF0 +01FCB590380FFF804B13E0037F13F09238FE1FF89138F1F83F00019138F07FFC6CEBF3E0 +15C0ECF780A2ECFF00EE3FF84AEB1FF0EE0FE093C7FC5CA45CB3ABB612FEA52E367DB535 +>114 D<903903FFC00E011FEBFC1E90B6127E000315FE3907FE003FD80FF0130F484813 +0348481301491300127F90C8127EA248153EA27FA27F01F091C7FC13FCEBFF806C13FEEC +FFF06C14FE6F7E6C15E06C816C15FC6C81C681133F010F15801301D9000F14C0EC003F03 +0713E0150100F880167F6C153FA2161F7EA217C07E6D143F17807F6DEC7F0001F85C6DEB +03FE9039FF801FFC486CB512F0D8F81F14C0D8F00791C7FC39E0007FF02B387CB634>I< +147CA614FCA41301A31303A21307A2130F131F133F137F13FF1203000F90B512FEB7FCA4 +26007FFCC8FCB3A9EE0F80ABEE1F006D7EA2011F143E806D6D5A6DEBC1F86DEBFFF00100 +5C023F1380DA03FEC7FC294D7ECB33>I E +%EndDVIPSBitmapFont +%DVIPSBitmapFont: Fc ecbx1728 17.28 54 +/Fc 54 123 df<933801FFFE047F9038FFC7F00307B7FC153F92B5EA80070203EBF80002 +0F13E04A01805B027F90C75A4A5A495B495B5D5B495B84A2494980B3A2BBFCA5D8001F01 +C0C71207B3B3B2007FB6D8F01FB612FCA54E657DE456>29 D45 +DI<16F015011507151F153FEC01FF1407147F010FB5FCB7FCA3148FEBF00FC7 +FCB3B3B3B3A3007FB812F8A5355E74DD4D>49 D<913803FFE0023F13FE91B612C0010315 +F0010F15FC90263FF00713FF90267F800014C001FEC7003F7FD803F86E7F4902077F4848 +8248486E7F48486E7F90C9FC481880003E82D87FF017C001FC816D17E0B5FCA26E6E13F0 +A76C90C8FC6C5A6C5A6C5AD801C017E0CA5AA319C05F198094B5FC1900605E604C5B4C5B +604C5B4C5B95C7FC4C5A4C5A5FEEFFE04B5B4B5B4B90C8FC5EED0FF84B5A4B5A4B5A4B5A +4A48C9FC4A48EC01F04A5A5D4A5A4A48EC03E04A5A4AC8FC14FE495AD903F01507495A4A +16C04948150F49C9123F49B8FC5B90B9FC5A5A4818805AA25A5A5ABAFC1900A43C5E78DD +4D>II54 D56 D<183FA24E7EA34E7EA24D7FA34D7FA24D7FA34D7F +A24D7FA34D7FA24D80177D177C05FC805F84DC01F0808404038117E08404078117C0040F +6D7F178084041F8117004C6D7F163E84047E82167C04FC6D805E850301835E03036F7F5E +850307835E854B488285031F8393C8FC854B83033E81037E84157C037FB9FC92BA7EA24A +85A203F0C9123F0203855D0207717F5D86020F855D021F717F92CAFC864A85143E027E71 +80147C8602FC865C870101874A840103875C496C84D97FFF86B70303B812C0A56A647BE3 +75>65 DI<942607FFF015384CB61578041F +03E014F893B700F81301030304FE1303031F9139C003FF80037F01F8C7383FE0074AB500 +80913807F00F4A49C83803FC1F020F01F8923800FE3F4A01E0EE7F7F027F0180EE1FFF91 +B5CA7E494983494983494983494983495B4949187F4B183F5B90B5CC121FA24849190F5A +4A19075A4A19035AA24A19015AA348491900A35A1D00A25CA3B5FCB07EA280A47E1DF8A2 +6C7FA37E6E19011DF07E806C1B036E1AE07E6C6D19071DC06D6D180F6DF21F80816D6DF0 +3F006D6D187E6D6D18FE6D6D606D6D4D5A6D6DEF07F06E6D4C5A021F01E04C5A6E01F8EE +7F80020301FE04FEC7FC6E6D6CEC03FC6E6C01F8EC1FF8031F903AFFC001FFE0030391B6 +128003004CC8FC041F15F004011580DC000701F0C9FC5D6677E370>IIII<942603FFF8151C94B66C143C040F03F0147C047F03 +FC14FC0303B81301030FDAC00113C0033F01F8C7381FF00392B500C0913807F807020349 +C83801FE0F020F01F89238007F1F4A01E0EE3FBF4A49EE0FFF91B5CA7E49498349498349 +4983495B4949187F4B183F491A1F495B90B5CC120FA2484919075A4A19035A4A19015AA2 +4A19005AA348491A7CA35A9AC8FCA35CA2B5FCB07EA26E043FB81280A47E96C7000701FC +C7FCA26C7FA37E80A27E807E807E6C7FA26D7F6D7F7F816D7F6D6D5F6D7F6D6D5F6D6D7E +023F6D5E6E01F05E6E6DEEFE7F020301FF923801FC3F020002C0913807F80F033F01FC91 +381FF007030F903BFFE001FFC001030391B6EA8000DB007F4BC7123C040F03F8140C0400 +03C091C8FC050301F8CBFC696677E37A>III<023FB81280A591C7000701FCC7FCB3B3B3 +AEEA07F8EA1FFE487E487FA2B57EA4605EA24A5D7E91C7485B5B6C484A5BD81FE05E6C48 +4A90C8FC6D4A5AD807F8495BD801FF01075B6CD9E01F13E06DB65A011F4AC9FC010314F0 +D9003F90CAFC41647BE150>I76 DIII82 DI<001FBD12F0A59126F8000191C7123F4801C0060713F849C71700491A +7F01F01A1F491A0F491A07A2491A03A290C81801A2007EF300FCA4007C1C7CA7481C3EA5 +C91900B3B3B3A5023FB912F8A55F617AE06C>II87 +D<001FBB12F0A503F8C814E092C914C002F85D02E04B14804A180091C95A494C5B5B494C +5B49606048484C5B496095B5FC4D5C49605F90C94891C7FCA24D5B615F003E4C5B615F94 +B55A615EC9485CA24C91C8FC605E4C5B605E4C5B6093B5FC605D4B5C95C9FC5D4B5B5F5D +4B5B5F5D5F92B5FC4A5C5F5C4A91C912F85E5C4A5BA24A5B5E4A170191B55A4C16F05B49 +5C93C9FC491803495BA2495B4B16075B4949160F5D90B5171F485C4B163F48197F4891CA +12FF6148495E4A040F13E048604849167F4A0307B5FC4894B6FCBCFCA54D6277E15F>90 +D<913803FFF0027F13FF0103B612E0010F15F890263FFC0013FED97FC090381FFF8049C7 +6C7F4801C06D7F486D6D7F6E6D7F48836E7F84177F84A36C496E7FA26C5B6C5B013FC8FC +90C9FCA75F0307B6FC4AB7FC141F91B5EAF03F0103EBFE00010F13F0013F1380D9FFFEC7 +FC485B485B485B485B485B485BA24890C8FC1A7CA2485AA35FA394B5FC7F6C5D6EEB03DF +6CDB07CFEBC0F86C6DEB0F8F6C6DD91F07EBF3F06C01F8017E14FF6C9027FE01FC0314E0 +C690B5D8F00114C0013F9126C0007F1380010791C7383FFE009026003FF8EC07F846437B +C14D>97 D<903807FF80B6FCA5C6FC7F7FB3A9933801FFE0041F13FE047FEBFFC00381B6 +12F0922687FC0113FC923A9FE0003FFEDBBF8090380FFF8003FEC76C7F4B6E7F4B6E7F4B +6E7F4B824B157F4B82737EA21B80851BC0A31BE085A41BF0AE1BE0A44F13C0A31B80A24F +1300A262197F6F5E6F4B5A4E5B6F4A5BDAFCF84A5BDAF87E4A5B4A6C4A90C7FC9126E01F +C0EB7FFC913BC00FF803FFF8DA8003B612E091C71580013E023F01FCC8FC90C800031380 +4C657CE356>II<953803FFC0057FB5FCA5EF007F8484B3A9ED1FFC0203B512C0021F14F0027F14FC90 +3A01FFFC01FF01079039E0003FDF490180010FB5FC4990C7120349488049488049488148 +49814849815A5C5AA2485BA25AA34890C9FCA4B5FCAE7EA4807EA37E807EA26C6D5D7E6E +5D6C94B5FC6C6D5C6D6C5C6D6C4A806D6CDA1FDF7F010701C0D97F1FEBFFF06D9038F803 +FE010090B512F8023F14E0020714009126007FF84AC7FC4C657BE356>IIII<903807FF80B6FCA5C6FC7F7FB3A9EF7FF80403B5 +FC040F14E0043F80DC7F0113FC922681F8007FDB83E06D7EDB87C07FDB8F808193C77E03 +9E8215BC15B803F8804B82A25DA35DA35DB3B3A2B7D8E03FB612F8A54D647BE356>III<903807FF80B6FCA5C6FC7F7FB3AA0507B512FEA5DD007F90C7FCF01FF0614E5A4E5A +06FEC8FC4D5A4D5AEF0FF04D5A4D5A4DC9FC17FE4C5A4C5AEE0FF04C5A4C5A4C5A4C7E03 +817F1583038F7F039F7F15BF92B57E838315F903F0804B6C7F15C0DB003F7F707FA2707F +707FA2707F707F8582717F717FA2717F717FA2717F717FA2717F864D14E0B7D8C03FECFF +C0A54A647CE352>I<903807FF80B6FCA5C6FC7F7FB3B3B3B3AFB712E0A523647CE32A>I< +D90FFFDA3FF8ED07FFB649B56C023F13F0040F02E049B512FC4C02F84914FFDC7F0001FE +90260FE01F13C004F86D6C49C66C7FC6DA03F06D027E7F6DD907C06DD980F86D7F6D4A6F +48814BC76CD9C1E07F031EDCE3C0814BEEE780A24B6E01EFC8FC037004FE8215F04B5EA3 +4B5EA34B5EB3B3A2B7D8E01FB6D8FC03B71280A579417BC082>II<92381FFF804AB512F8020F14FF023F15C09126FFFC0313F001039039E0007FFC4901 +80EB1FFED91FFEC73807FF8049486E7F49486E7F49486E7F48496F7EA248496F7E4884A2 +48496F7EA2481980A24819C091C97EA24819E0A5B518F0AD6C19E0A46C6D4B13C0A36C19 +80A26C6D4B1300A26C606E157F6C606C6D4B5A6C606D6C4A5B6D6C4A5B6D6C4A5B6D6C6C +011F90C7FC010301E0EB7FFC6D9039FC03FFF86D6CB612E0020F92C8FC020114F8DA001F +138044437CC14D>I<903B07FF8001FFE0B6011F13FE047FEBFFC00381B612F0922687FC +0313FC923A9FE0007FFEC6DABF806D6C7E6D01FEC7000F7F6D496E7F4B824B6E7F4B6E7F +4B804B82737EA21B80851BC0A2851BE0A4851BF0AE4F13E0A41BC061A21B80A24F1300A2 +4F5AA26F4A5B6F4A5B626F4A5B6F4A5B03FE4A5B03BF027F90C7FCDB9FC0EBFFFC92268F +F8075B0383B612E003801580043F01FCC8FC0403138093CBFCB3A4B712E0A54C5D7CC056 +>IIII< +EC07C0A6140FA5141FA3143FA2147FA214FF5BA25B5B5B5B137F48B5FC000F91B512F8B8 +FCA4D8001F01C0C7FCB3B0171FAD6D153E81A26D157C816D15F86D7F6D9038FC01F09139 +7FFF07E06EEBFFC0020F14800203EBFE009138003FF8305C7DDA3C>I<902607FF809138 +01FFE0B6023FB5FCA5C6EE003F6D826D82B3B3A360A460A26D5EA295B5FC6FEB01EF6DED +03CF6D0307806FD90F8F7F6D6DD91F0FEBFFF86D01FC13FE6D6CB512F8021F14F0020714 +C09127003FFE0091C7FC4D427BC056>II +III<001FB91280A49126 +E00001140091C7485B13FC01F04A5B494A5B5B4C5B494A5B123F90C8485B93B55A4B91C7 +FCA2003E4A5B4B5BA24B5B4B5BA24B5BC8485B5F92B5FC4A91C8FC4A5BA24A5B4A5BA24A +5B4A5BA24A5B91B548EB07C093C7FC5B495B495BA24949140F49491580A2495B495B181F +90B55A4891C8FC4849153FA24849157F484915FF5F48495C4849020F1300173F48490103 +B5FCBAFCA43A407CBF45>I E +%EndDVIPSBitmapFont +%DVIPSBitmapFont: Fd ecbx0900 9 11 +/Fd 11 117 df76 DI82 D100 D<903803FF80013F13F090B512FC48EB03FE3907FC +007F4848EB3F804848EB1FC05B003FEC0FE0127F5B16F012FF150790B6FCA301C0C8FCA4 +127F7F123F16F06C7E000F14016C6CEB03E0D803FEEB0FC03A01FF807F806C6CB5120001 +1F13FC010313E024217EA029>II<16F890390FFC07FE90387FFF9F48B6127F3907FC0FFC380FF003001F14 +FED9E001133E003FECFF1C1600A6001F5CEBF003000F5C3907FC0FF890B512E0486C1380 +D90FFCC7FC48C9FCA37F7F90B512F015FE6CECFF8016E06C15F06C15F84815FC121F393F +80001F48C7EA03FE481401481400A46C14016C6CEB03FC6C6CEB07F86C6CEB0FF0D80FFC +EB7FE00003B61280C6ECFE00010F13E028327EA12C>III108 D<133CA5137CA313FCA21201A212031207001FB51280B6FCA3D807FCC7FCB0 +EC03C0A79038FE078012033901FF0F006C13FEEB3FFCEB0FF01A2F7EAE22>116 +D E +%EndDVIPSBitmapFont +%DVIPSBitmapFont: Fe ecsl1000 10 13 +/Fe 13 86 df<121E127FEAFF80A413005A123C0909788817>46 +D48 +D<15C01403140F143FEB01FF90B512805AEBFE3FC7FCA2147F1500A55C5CA513015CA513 +035CA513075CA5130F5CA5131F5CA3133F497EB612F0A215E01C3778B62A>I67 D<017FB8FCA301009038C0 +00036E48EB007F181F02FF150F92C8FC1807A45B4A1503A39338018006A20103EC03004A +1500A25EA25E0107141E4A137E91B512FEA3ECF800010F143C4A131CA3160C041C130601 +1F0218130C5CA293C71218A3013F16305C1870186018E0A2017F15014AEC03C01707171F +EF7F80D801FFEC03FFB9FC1800A238397EB838>69 D<013FB512E0A25B9039007FE0006E +5AA2147F5DA514FF92C7FCA55B5CA513035CA513075CA5130F5CA5131F5CA5133F5CA4EB +FFE0007FEBFFC0A2B6FC23397EB81E>73 D<90267FFFC00103B51280A26F1600D9007F91 +38003FF06FEC0F8072C7FCECEFF802CF1506ECC7FCA2ECC3FE180E903801C1FF0281150C +02807FA26F7E181C01036D7E020015186F7EA26F7E1838496D7E010616306F7EA26F7E6F +1470010E1580010C027F136017C0163F17E0041F13E0011C15F00118020F5B17F8160717 +FCEE03FD013815FF01306E5BA282A2177F137001606FC8FCA201F0811201D807FC81B512 +E017065C41397DB83E>78 DI<017FB612F017FEEFFF8001009039C0007FE06E48EB +0FF0EF07F802FFEC03FC92C7120118FEA218FFA25B5CA418FE010315035C18FCEF07F818 +F0170F0107ED1FC04AEC3F80EFFF00EE07FC91B612F01780D90FF8C9FC5CA5131F5CA513 +3F5CA5137F5CA448487EB67EA292C9FC38397EB838>I<017FB6FC17F017FC01009038C0 +03FF913A7F80007FC0EF1FE002FF6E7E92C7FC717EA284A25B5CA44D5A13034A5D4D5A60 +4D5A4DC7FC0107EC01FE4AEB03F8EE3FE091B6C8FC16FC9138F8007F010FEC1FC04A6D7E +707E83160383131F5CA5013F14075CA5017F17C05CA21801198048486C1503B6D8800314 +00706C5A92C7130ECAEA3FFCEF07F03A3B7DB83D>82 DI<0007B812FCA3903AF8007FE003D80FC0 +90383FC00049163C000EC7127F001E4B131C121CA212180038170C003014FF93C7FCA25A +1818A2485BC7491400A514035DA514075DA5140F5DA5141F5DA5143F5DA3147F4A7E0003 +B612F85AA2363977B83C>II E +%EndDVIPSBitmapFont +%DVIPSBitmapFont: Ff ecrm0700 7 1 +/Ff 1 50 df<13381378EA01F8121F12FE12E01200B3AB487EB512F8A215267BA521>49 +D E +%EndDVIPSBitmapFont +%DVIPSBitmapFont: Fg ecrm1000 10 67 +/Fg 67 125 df29 D<121C127FEAFF80A8EA7F00AB123EAB121CABC7FCA8121C127FEAFF80A5EA7F0012 +1C093C79BB17>33 D<146014E0EB01C0EB0380EB0700130E131E5B5BA25B485AA2485AA2 +12075B120F90C7FCA25A121EA2123EA35AA65AB2127CA67EA3121EA2121F7EA27F12077F +1203A26C7EA26C7E1378A27F7F130E7FEB0380EB01C0EB00E01460135278BD20>40 +D<12C07E12707E7E7E120F6C7E6C7EA26C7E6C7EA21378A2137C133C133E131EA2131F7F +A21480A3EB07C0A6EB03E0B2EB07C0A6EB0F80A31400A25B131EA2133E133C137C1378A2 +5BA2485A485AA2485A48C7FC120E5A5A5A5A5A13527CBD20>II<1530B3A8B912FCA2C80030C8FC +B3A836367BAF41>I<121C127FEAFF80A213C0A3127F121C1200A412011380A212031300 +5A1206120E5A5A5A12600A19798817>II<1506A2150E150CA215 +1C151815381530A215701560A215E015C0A214011580A2140315005C1406A2140E140CA2 +141C1418A214381430A21470146014E05CA213015CA2130391C7FCA25B1306A2130E130C +131C1318A213381330A213701360A213E05BA212015B120390C8FCA25A1206A2120E120C +A2121C1218A21238123012701260A212E05AA21F537BBD2A>47 DIIII<1538A2157815F8A2140114031407A2140F141F141B14 +331473146314C313011483EB030313071306130C131C131813301370136013C01201EA03 +8013005A120E120C5A123812305A12E0B712F8A3C73803F800AA4A7E0103B512F8A32538 +7EB72A>I<0006140CD80780133C9038F003F890B5FC5D5D158092C7FC14FC38067FE090 +C9FCAAEB07F8EB1FFE9038780F809038E007E03907C003F0496C7E130000066D7E81C8FC +8181A21680A4121C127F5A7FA390C713005D12FC00605C12704A5A6C5C6C1303001E495A +6C6C485A3907E03F800001B5C7FC38007FFCEB1FE021397CB62A>II<12301238123E003FB612E0A316C05A168016000070C712060060140E +5D5D00E014304814705D5DC712014A5A4AC7FC1406140E5CA25C1478147014F05C1301A2 +13035C1307A2130FA3131F5CA2133FA5137FA96DC8FC131E233A7BB72A>III<121C127FEAFF80A5EA7F00121CC7FCB2121C +127FEAFF80A5EA7F00121C092479A317>I60 D<007FB812F8B912FCCCFCB0B912FC6C17F836147B9E41>I<12E0127812 +1EEA07C0EA01F0EA003C130FEB03C0EB00F0143C140FEC03E0EC00F8151EED0780ED01E0 +ED0078161EEE07C0EE01F0EE003C170FEF03C0A2EF0F00173CEE01F0EE07C0041EC7FC16 +78ED01E0ED0780031EC8FC15F8EC03E0020FC9FC143C14F0EB03C0010FCAFC133CEA01F0 +EA07C0001ECBFC127812E0322E79AB41>I<1538A3157CA315FEA34A7EA34A6C7EA20207 +7FEC063FA2020E7FEC0C1FA2021C7FEC180FA202387FEC3007A202707FEC6003A202C07F +1501A2D901807F81A249C77F167FA20106810107B6FCA24981010CC7121FA2496E7EA349 +6E7EA3496E7EA213E0707E1201486C81D80FFC02071380B56C90B512FEA3373C7DBB3E> +65 DI<913A01FF800180020FEBE003027F13F8903A01FF807E0790 +3A03FC000F0FD90FF0EB039F4948EB01DFD93F80EB00FF49C8127F01FE153F1201484815 +1F4848150FA248481507A2485A1703123F5B007F1601A35B00FF93C7FCAD127F6DED0180 +A3123F7F001F160318006C7E5F6C7E17066C6C150E6C6C5D00001618017F15386D6C5CD9 +1FE05C6D6CEB03C0D903FCEB0F80902701FF803FC7FC9039007FFFFC020F13F002011380 +313D7BBA3C>III73 D<013FB512E0A39039001FFC00 +EC07F8B3B3A3123FEA7F80EAFFC0A44A5A1380D87F005B0070131F6C5C6C495A6C49C7FC +380781FC3801FFF038007F80233B7DB82B>IIIIIII82 DI85 +DI<007FB590383FFFFCA3C601F801071380D97FE0D903FCC7FC013FEC01F06D6C5C5F6D +6C5C6D6C13034CC8FC6D6C1306160E6D6C5B6DEB8018163891387FC0306E6C5A16E06E6C +5A91380FF18015FB6EB4C9FC5D14036E7EA26E7F6F7EA24B7E15DF9138019FF09138038F +F8150F91380607FC91380E03FE140C4A6C7EEC38000230804A6D7E14E04A6D7E49486D7E +130391C76C7E01066E7E130E010C6E7E011C1401013C8101FE822607FF80010713E0B500 +E0013FEBFF80A339397EB83E>88 D<003FB7FCA39039FC0001FE01C0130349495A003EC7 +FC003C4A5A5E0038141F00784A5A12704B5A5E006014FF4A90C7FCA24A5A5DC712074A5A +A24A5A5D143F4A5AA24A5A92C8FC5B495AA2495A5C130F4948EB0180A2495A5C137F495A +16034890C7FC5B1203485AEE0700485A495C001F5D48485C5E4848495A49130FB8FCA329 +397BB833>90 DI93 D97 DIIII<14 +7E903803FF8090380FC1E0EB1F8790383F0FF0137EA213FCA23901F803C091C7FCADB512 +FCA3D801F8C7FCB3AB487E387FFFF8A31C3B7FBA19>IIII108 D<2703F00FF0EB1FE000FFD93FFCEB7FF8913AF03F01E07E903BF1C01F83 +803F3D0FF3800FC7001F802603F70013CE01FE14DC49D907F8EB0FC0A2495CA3495CB3A3 +486C496CEB1FE0B500C1B50083B5FCA340257EA445>I<3903F00FF000FFEB3FFCECF03F +9039F1C01F803A0FF3800FC03803F70013FE496D7EA25BA35BB3A3486C497EB500C1B512 +80A329257EA42E>II<3903F01FE000FFEB7FF89038F1E07E9039F380 +1F803A07F7000FC0D803FEEB07E049EB03F04914F849130116FC150016FEA3167FAA16FE +A3ED01FCA26DEB03F816F06D13076DEB0FE001F614C09039F7803F009038F1E07E9038F0 +FFF8EC1FC091C8FCAB487EB512C0A328357EA42E>I<3807E01F00FFEB7FC09038E1E3E0 +9038E387F0380FE707EA03E613EE9038EC03E09038FC0080491300A45BB3A2487EB512F0 +A31C257EA421>114 DI<1318A51338A31378A313F8120112031207001FB5FCB6FCA2D801F8C7FCB2 +15C0A93800FC011580EB7C03017E13006D5AEB0FFEEB01F81A347FB220>IIIIII< +126012F0B3B3B3B3A91260045377BD17>124 D E +%EndDVIPSBitmapFont +%DVIPSBitmapFont: Fh ecbx1000 10 18 +/Fh 18 118 df46 D<49B4FC011F13F0017F13FC9038FF83FE4848C67E4848EB7F804848EB3FC04848EB +1FE0A2001F15F0A24848EB0FF8A3007F15FCA400FF15FEB3007F15FCA5003F15F86D131F +A2001F15F0A26C6CEB3FE0000715C06C6CEB7F806C6CEBFF003900FF83FE6DB45A011F13 +F0010190C7FC27377CB530>48 D<141E143E14FE1307137FB5FCA3138FEA000FB3B3A500 +7FB61280A4213679B530>I67 D73 +D79 +D82 DI<903801FFC0010F13FC017F13FFD9FF8013802603FE +0013C048485AEA0FF8121F13F0123F6E13804848EB7F00151C92C7FC12FFA9127FA27F12 +3FED01E06C7E15036C6CEB07C06C6C14806C6C131FC69038C07E006DB45A010F13F00101 +138023257DA42A>99 D<903803FF80011F13F0017F13FC3901FF83FE3A03FE007F804848 +133F484814C0001FEC1FE05B003FEC0FF0A2485A16F8150712FFA290B6FCA301E0C8FCA4 +127FA36C7E1678121F6C6C14F86D14F000071403D801FFEB0FE06C9038C07FC06DB51200 +010F13FC010113E025257DA42C>101 D105 D<01FEEB7FC000FF9038 +03FFF8020F13FE91381F03FFDA3C011380000713780003497E6D4814C05CA25CA291C7FC +B3A3B5D8FC3F13FFA430257DA435>110 D<903801FFC0010F13F8017F13FFD9FF807F3A +03FE003FE048486D7E48486D7E48486D7EA2003F81491303007F81A300FF1680A9007F16 +00A3003F5D6D1307001F5DA26C6C495A6C6C495A6C6C495A6C6C6CB45A6C6CB5C7FC011F +13FC010113C029257DA430>I<9039FF01FF80B5000F13F0023F13FC9138FE07FFDAF001 +13800003496C13C00280EB7FE091C713F0EE3FF8A2EE1FFCA3EE0FFEAA17FC161FA217F8 +163F17F06E137F6E14E06EEBFFC0DAF00313809139FC07FE0091383FFFF8020F13E00203 +90C7FC91C9FCACB512FCA42F357EA435>I<9038FE03F000FFEB0FFEEC3FFF91387C7F80 +9138F8FFC000075B6C6C5A5CA29138807F80ED3F00150C92C7FC91C8FCB3A2B512FEA422 +257EA427>114 D<90383FF0383903FFFEF8000F13FF381FC00F383F0003007E1301007C +130012FC15787E7E6D130013FCEBFFE06C13FCECFF806C14C06C14F06C14F81203C614FC +131F9038007FFE140700F0130114007E157E7E157C6C14FC6C14F8EB80019038F007F090 +B512C000F8140038E01FF81F257DA426>I<130FA55BA45BA25B5BA25A1207001FEBFFE0 +B6FCA3000390C7FCB21578A815F86CEB80F014816CEBC3E090383FFFC06D1380903803FE +001D357EB425>I<01FFEC3FC0B5EB3FFFA4000714016C80B3A35DA25DA26C5C6E4813E0 +6CD9C03E13FF90387FFFFC011F13F00103138030257DA435>I E +%EndDVIPSBitmapFont +end +%%EndProlog +%%BeginSetup +%%Feature: *Resolution 600dpi +TeXDict begin +%%PaperSize: A4 + +%%EndSetup +%%Page: 1 1 +1 0 bop Black Black 1114 -8 a Fh(0.1.)46 b(Op)s(enRISC)30 +b(1000)h(Instruction)h(Set)22 141 y Fg(Draft,)c(Do)f(not)h(distribute)p +Black 1864 6065 a Ff(1)p Black eop +%%Page: 2 2 +2 1 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 b(1000)e(INSTR)n +(UCTION)i(SET)p -128 -146 4016 4 v Black -128 -8 V 1 +TeXcolorgray 78 330 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 247 w(Middle)i(Middle)g +(Middle)g(Middle)g(Middle)h(Middle)f(Middle)g(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +245 w(Righ)n(t)p Black -86 459 a Fc(l.illegal)694 b(Illegal)56 +b(instruction)691 b(l.illegal)p 490 806 2782 4 v 488 +906 4 100 v 531 876 a Fg(31)2573 b(0)p 3269 906 V 490 +909 2782 4 v 488 1009 4 100 v 1676 979 a(op)r(co)r(de)28 +b(0x0)p 3269 1009 V 490 1012 2782 4 v 488 1112 4 100 +v 1758 1082 a(32)f(bits)p 3269 1112 V 490 1115 2782 4 +v -128 1560 a Fb(F)-11 b(ormat:)p Black Black 171 1804 +a Fa(l.illegal)-128 2198 y Fb(Description:)p Black Black +171 2442 a Fa(The)47 b(result)g(of)g(this)g(instruction)g(is)g(always)f +(an)h(illegal)g(instruction)g(exception.)-128 2837 y +Fb(Op)t(eration:)p Black Black 171 3072 a Fg(PC)28 b(<-)f(address)g(of) +g(illegal)g(instruction)g(exception)g(handler)-128 3467 +y Fb(Notes:)p Black Black 559 5832 a Fg(Class)g(1:)p +878 5710 2324 4 v 876 5809 4 100 v 920 5779 a(Arc)n(hitecture)g(Lev)n +(el)p 1630 5809 V 154 w(Execution)g(Mo)r(de)p 2450 5809 +V 203 w(Implemen)n(tation)p 3200 5809 V 878 5813 2324 +4 v 876 5912 4 100 v 1066 5882 a(Core)g(CPU)p 1630 5912 +V 230 w(User)g(and)g(Sup)r(ervisor)p 2450 5912 V 82 w(Mandatory)f(alw)n +(a)n(ys)p 3200 5912 V 878 5915 2324 4 v Black 1860 6065 +a(2)p Black eop +%%Page: 3 3 +3 2 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 b(1000)e(INSTR)n +(UCTION)i(SET)p -128 -146 4016 4 v Black -128 -8 V 1 +TeXcolorgray -86 330 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 83 w(Middle)i(Middle)g +(Middle)g(Middle)h(Middle)f(Middle)g(Middle)g(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +111 w(Righ)n(t)p Black -75 459 a Fc(l.j)1108 b(Jump)1137 +b(l.j)p 407 806 2948 4 v 405 906 4 100 v 448 876 a Fg(31)414 +b(26)p 1069 906 V 82 w(25)2075 b(0)p 3352 906 V 407 909 +2948 4 v 405 1009 4 100 v 535 979 a(op)r(co)r(de)27 b(0x0)p +1069 1009 V 1237 w(X)p 3352 1009 V 407 1012 2948 4 v +405 1112 4 100 v 637 1082 a(6)g(bits)p 1069 1112 V 1250 +w(26)g(bits)p 3352 1112 V 407 1115 2948 4 v -128 1560 +a Fb(F)-11 b(ormat:)p Black Black 171 1804 a Fa(l.j)47 +b(X)-128 2198 y Fb(Description:)p Black Black 171 2442 +a Fa(The)g(immediate)g(is)g(shifted)g(left)g(two)g(bits,)f +(sign-extended)h(to)g(32)g(bits)g(and)g(then)171 2550 +y(added)g(to)g(the)g(address)g(of)g(the)g(delay)g(slot.)93 +b(The)47 b(result)g(is)g(effective)g(address)g(of)171 +2658 y(the)g(jump.)94 b(The)47 b(program)g(unconditionally)f(jumps)h +(to)g(EA)g(with)g(a)g(delay)g(of)g(one)g(32)171 2766 +y(bit)g(or)g(two)g(16)g(bit)g(instructions.)-128 3160 +y Fb(Op)t(eration:)p Black Black 171 3396 a Fg(PC)28 +b(<-)f(\(Immediate)h(||)g(00\))f(+)g(Dela)n(yInsnA)n(ddr)171 +3495 y(LR)h(<-)f(Dela)n(yInsnA)n(ddr)f(+)i(4)-128 3890 +y Fb(Notes:)p Black Black 559 5832 a Fg(Class)f(1:)p +878 5710 2324 4 v 876 5809 4 100 v 920 5779 a(Arc)n(hitecture)g(Lev)n +(el)p 1630 5809 V 154 w(Execution)g(Mo)r(de)p 2450 5809 +V 203 w(Implemen)n(tation)p 3200 5809 V 878 5813 2324 +4 v 876 5912 4 100 v 1066 5882 a(Core)g(CPU)p 1630 5912 +V 230 w(User)g(and)g(Sup)r(ervisor)p 2450 5912 V 82 w(Mandatory)f(alw)n +(a)n(ys)p 3200 5912 V 878 5915 2324 4 v Black 1860 6065 +a(3)p Black eop +%%Page: 4 4 +4 3 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 b(1000)e(INSTR)n +(UCTION)i(SET)p -128 -146 4016 4 v Black -128 -8 V 1 +TeXcolorgray -37 330 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 133 w(Middle)i(Middle)g +(Middle)g(Middle)g(Middle)g(Middle)g(Middle)h(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +130 w(Righ)n(t)p Black -86 459 a Fc(l.jal)771 b(Jump)50 +b(and)i(Link)769 b(l.jal)p 407 806 2948 4 v 405 906 4 +100 v 448 876 a Fg(31)414 b(26)p 1069 906 V 82 w(25)2075 +b(0)p 3352 906 V 407 909 2948 4 v 405 1009 4 100 v 535 +979 a(op)r(co)r(de)27 b(0x1)p 1069 1009 V 1237 w(X)p +3352 1009 V 407 1012 2948 4 v 405 1112 4 100 v 637 1082 +a(6)g(bits)p 1069 1112 V 1250 w(26)g(bits)p 3352 1112 +V 407 1115 2948 4 v -128 1560 a Fb(F)-11 b(ormat:)p Black +Black 171 1804 a Fa(l.jal)47 b(X)-128 2198 y Fb(Description:)p +Black Black 171 2442 a Fa(The)g(immediate)g(is)g(shifted)g(left)g(two)g +(bits,)f(sign-extended)h(to)g(32)g(bits)g(and)g(then)171 +2550 y(added)g(to)g(the)g(address)g(of)g(the)g(delay)g(slot.)93 +b(The)47 b(result)g(is)g(effective)g(address)g(of)171 +2658 y(the)g(jump.)94 b(The)47 b(program)g(unconditionally)f(jumps)h +(to)g(EA)g(with)g(a)g(delay)g(of)g(one)g(32)171 2766 +y(bit)g(or)g(two)g(16)g(bit)g(instructions.)94 b(The)46 +b(address)h(of)g(the)g(instruction)g(after)g(the)171 +2873 y(delay)g(slot)g(is)g(placed)g(in)g(the)g(link)g(register.)-128 +3268 y Fb(Op)t(eration:)p Black Black 171 3503 a Fg(PC)28 +b(<-)f(\(Immediate)h(||)g(00\))f(+)g(Dela)n(yInsnA)n(ddr)171 +3603 y(LR)h(<-)f(Dela)n(yInsnA)n(ddr)f(+)i(4)-128 3998 +y Fb(Notes:)p Black Black 559 5832 a Fg(Class)f(1:)p +878 5710 2324 4 v 876 5809 4 100 v 920 5779 a(Arc)n(hitecture)g(Lev)n +(el)p 1630 5809 V 154 w(Execution)g(Mo)r(de)p 2450 5809 +V 203 w(Implemen)n(tation)p 3200 5809 V 878 5813 2324 +4 v 876 5912 4 100 v 1066 5882 a(Core)g(CPU)p 1630 5912 +V 230 w(User)g(and)g(Sup)r(ervisor)p 2450 5912 V 82 w(Mandatory)f(alw)n +(a)n(ys)p 3200 5912 V 878 5915 2324 4 v Black 1860 6065 +a(4)p Black eop +%%Page: 5 5 +5 4 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 b(1000)e(INSTR)n +(UCTION)i(SET)p -128 -146 4016 4 v Black -128 -8 V 1 +TeXcolorgray -4 330 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 164 w(Middle)j(Middle)f +(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +163 w(Righ)n(t)p Black -86 459 a Fc(l.bnf)688 b(Branc)l(h)52 +b(if)h(No)e(Flag)678 b(l.bnf)p 407 806 2948 4 v 405 906 +4 100 v 448 876 a Fg(31)414 b(26)p 1069 906 V 82 w(25)2075 +b(0)p 3352 906 V 407 909 2948 4 v 405 1009 4 100 v 535 +979 a(op)r(co)r(de)27 b(0x2)p 1069 1009 V 1237 w(X)p +3352 1009 V 407 1012 2948 4 v 405 1112 4 100 v 637 1082 +a(6)g(bits)p 1069 1112 V 1250 w(26)g(bits)p 3352 1112 +V 407 1115 2948 4 v -128 1560 a Fb(F)-11 b(ormat:)p Black +Black 171 1804 a Fa(l.bnf)47 b(X)-128 2198 y Fb(Description:)p +Black Black 171 2442 a Fa(The)g(immediate)g(is)g(shifted)g(left)g(two)g +(bits,)f(sign-extended)h(to)g(32)g(bits)g(and)g(then)171 +2550 y(added)g(to)g(the)g(address)g(of)g(the)g(delay)g(slot.)93 +b(The)47 b(result)g(is)g(effective)g(address)g(of)171 +2658 y(the)g(branch.)94 b(If)47 b(the)g(compare)g(flag)g(is)f(cleared,) +h(then)g(the)g(program)g(branches)g(to)171 2766 y(EA)g(with)g(a)g +(delay)g(of)g(one)g(32)g(bit)g(or)g(two)f(16)h(bit)g(instructions.)-128 +3160 y Fb(Op)t(eration:)p Black Black 171 3396 a Fg(EA)29 +b(<-)e(\(Immediate)h(||)f(00\))g(+)h(Dela)n(yInsnA)n(ddr)171 +3495 y(PC)g(<-)f(EA)i(if)f(\035ag)f(cleared)-128 3890 +y Fb(Notes:)p Black Black 559 5832 a Fg(Class)g(1:)p +878 5710 2324 4 v 876 5809 4 100 v 920 5779 a(Arc)n(hitecture)g(Lev)n +(el)p 1630 5809 V 154 w(Execution)g(Mo)r(de)p 2450 5809 +V 203 w(Implemen)n(tation)p 3200 5809 V 878 5813 2324 +4 v 876 5912 4 100 v 1066 5882 a(Core)g(CPU)p 1630 5912 +V 230 w(User)g(and)g(Sup)r(ervisor)p 2450 5912 V 82 w(Mandatory)f(alw)n +(a)n(ys)p 3200 5912 V 878 5915 2324 4 v Black 1860 6065 +a(5)p Black eop +%%Page: 6 6 +6 5 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 b(1000)e(INSTR)n +(UCTION)i(SET)p -128 -146 4016 4 v Black -128 -8 V 1 +TeXcolorgray -47 330 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 122 w(Middle)i(Middle)g +(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +120 w(Righ)n(t)p Black -86 459 a Fc(l.bf)813 b(Branc)l(h)52 +b(if)h(Flag)802 b(l.bf)p 407 806 2948 4 v 405 906 4 100 +v 448 876 a Fg(31)414 b(26)p 1069 906 V 82 w(25)2075 +b(0)p 3352 906 V 407 909 2948 4 v 405 1009 4 100 v 535 +979 a(op)r(co)r(de)27 b(0x3)p 1069 1009 V 1237 w(X)p +3352 1009 V 407 1012 2948 4 v 405 1112 4 100 v 637 1082 +a(6)g(bits)p 1069 1112 V 1250 w(26)g(bits)p 3352 1112 +V 407 1115 2948 4 v -128 1560 a Fb(F)-11 b(ormat:)p Black +Black 171 1804 a Fa(l.bf)47 b(X)-128 2198 y Fb(Description:)p +Black Black 171 2442 a Fa(The)g(immediate)g(is)g(shifted)g(left)g(two)g +(bits,)f(sign-extended)h(to)g(32)g(bits)g(and)g(then)171 +2550 y(added)g(to)g(the)g(address)g(of)g(the)g(delay)g(slot.)93 +b(The)47 b(result)g(is)g(effective)g(address)g(of)171 +2658 y(the)g(branch.)94 b(If)47 b(the)g(compare)g(flag)g(is)f(set,)h +(then)g(the)g(program)g(branches)g(to)g(EA)g(with)171 +2766 y(a)g(delay)g(of)g(one)g(32)g(bit)g(or)g(two)g(16)g(bit)f +(instructions.)-128 3160 y Fb(Op)t(eration:)p Black Black +171 3396 a Fg(EA)29 b(<-)e(\(Immediate)h(||)f(00\))g(+)h(Dela)n(yInsnA) +n(ddr)171 3495 y(PC)g(<-)f(EA)i(if)f(\035ag)f(set)-128 +3890 y Fb(Notes:)p Black Black 559 5832 a Fg(Class)g(1:)p +878 5710 2324 4 v 876 5809 4 100 v 920 5779 a(Arc)n(hitecture)g(Lev)n +(el)p 1630 5809 V 154 w(Execution)g(Mo)r(de)p 2450 5809 +V 203 w(Implemen)n(tation)p 3200 5809 V 878 5813 2324 +4 v 876 5912 4 100 v 1066 5882 a(Core)g(CPU)p 1630 5912 +V 230 w(User)g(and)g(Sup)r(ervisor)p 2450 5912 V 82 w(Mandatory)f(alw)n +(a)n(ys)p 3200 5912 V 878 5915 2324 4 v Black 1860 6065 +a(6)p Black eop +%%Page: 7 7 +7 6 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 b(1000)e(INSTR)n +(UCTION)i(SET)p -128 -146 4016 4 v Black -128 -8 V 1 +TeXcolorgray 59 330 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 227 w(Middle)i(Middle)g +(Middle)h(Middle)f(Middle)g(Middle)g(Middle)g(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +226 w(Righ)n(t)p Black -86 459 a Fc(l.bfnez)2575 b(l.bfnez)p +407 806 2948 4 v 405 906 4 100 v 448 876 a Fg(31)414 +b(26)p 1069 906 V 82 w(25)2075 b(0)p 3352 906 V 407 909 +2948 4 v 405 1009 4 100 v 535 979 a(op)r(co)r(de)27 b(0x3)p +1069 1009 V 1237 w(X)p 3352 1009 V 407 1012 2948 4 v +405 1112 4 100 v 637 1082 a(6)g(bits)p 1069 1112 V 1250 +w(26)g(bits)p 3352 1112 V 407 1115 2948 4 v -128 1560 +a Fb(F)-11 b(ormat:)p Black Black 171 1804 a Fa(l.bfnez)47 +b(X)-128 2198 y Fb(Description:)p Black Black -128 2837 +a(Op)t(eration:)p Black Black -128 3467 a(Notes:)p Black +Black 678 5832 a Fg(Class)27 b(0:)p 997 5710 2085 4 v +995 5809 4 100 v 1039 5779 a(Arc)n(hitecture)g(Lev)n(el)p +1749 5809 V 82 w(Execution)h(Mo)r(de)p 2426 5809 V 83 +w(Implemen)n(tation)p 3081 5809 V 997 5813 2085 4 v 995 +5912 4 100 v 1749 5912 V 2426 5912 V 3081 5912 V 997 +5915 2085 4 v Black 1860 6065 a(7)p Black eop +%%Page: 8 8 +8 7 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 b(1000)e(INSTR)n +(UCTION)i(SET)p -128 -146 4016 4 v Black -128 -8 V 1 +TeXcolorgray 56 330 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 226 w(Middle)i(Middle)g +(Middle)g(Middle)g(Middle)h(Middle)f(Middle)g(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +223 w(Righ)n(t)p Black -86 459 a Fc(l.bfeqz)2574 b(l.bfeqz)p +407 806 2948 4 v 405 906 4 100 v 448 876 a Fg(31)414 +b(26)p 1069 906 V 82 w(25)2075 b(0)p 3352 906 V 407 909 +2948 4 v 405 1009 4 100 v 535 979 a(op)r(co)r(de)27 b(0x2)p +1069 1009 V 1237 w(X)p 3352 1009 V 407 1012 2948 4 v +405 1112 4 100 v 637 1082 a(6)g(bits)p 1069 1112 V 1250 +w(26)g(bits)p 3352 1112 V 407 1115 2948 4 v -128 1560 +a Fb(F)-11 b(ormat:)p Black Black 171 1804 a Fa(l.bfeqz)47 +b(X)-128 2198 y Fb(Description:)p Black Black -128 2837 +a(Op)t(eration:)p Black Black -128 3467 a(Notes:)p Black +Black 678 5832 a Fg(Class)27 b(0:)p 997 5710 2085 4 v +995 5809 4 100 v 1039 5779 a(Arc)n(hitecture)g(Lev)n(el)p +1749 5809 V 82 w(Execution)h(Mo)r(de)p 2426 5809 V 83 +w(Implemen)n(tation)p 3081 5809 V 997 5813 2085 4 v 995 +5912 4 100 v 1749 5912 V 2426 5912 V 3081 5912 V 997 +5915 2085 4 v Black 1860 6065 a(8)p Black eop +%%Page: 9 9 +9 8 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 b(1000)e(INSTR)n +(UCTION)i(SET)p -128 -146 4016 4 v Black -128 -8 V 1 +TeXcolorgray 11 330 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 179 w(Middle)i(Middle)h +(Middle)f(Middle)g(Middle)g(Middle)g(Middle)g(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +178 w(Righ)n(t)p Black -86 459 a Fc(l.jmp)2574 b(l.jmp)p +407 806 2948 4 v 405 906 4 100 v 448 876 a Fg(31)414 +b(26)p 1069 906 V 82 w(25)2075 b(0)p 3352 906 V 407 909 +2948 4 v 405 1009 4 100 v 535 979 a(op)r(co)r(de)27 b(0x0)p +1069 1009 V 1237 w(X)p 3352 1009 V 407 1012 2948 4 v +405 1112 4 100 v 637 1082 a(6)g(bits)p 1069 1112 V 1250 +w(26)g(bits)p 3352 1112 V 407 1115 2948 4 v -128 1560 +a Fb(F)-11 b(ormat:)p Black Black 171 1804 a Fa(l.jmp)47 +b(X)-128 2198 y Fb(Description:)p Black Black -128 2837 +a(Op)t(eration:)p Black Black -128 3467 a(Notes:)p Black +Black 678 5832 a Fg(Class)27 b(0:)p 997 5710 2085 4 v +995 5809 4 100 v 1039 5779 a(Arc)n(hitecture)g(Lev)n(el)p +1749 5809 V 82 w(Execution)h(Mo)r(de)p 2426 5809 V 83 +w(Implemen)n(tation)p 3081 5809 V 997 5813 2085 4 v 995 +5912 4 100 v 1749 5912 V 2426 5912 V 3081 5912 V 997 +5915 2085 4 v Black 1860 6065 a(9)p Black eop +%%Page: 10 10 +10 9 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 b(1000)e(INSTR)n +(UCTION)i(SET)p -128 -146 4016 4 v Black -128 -8 V 1 +TeXcolorgray 142 330 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 311 w(Middle)i(Middle)g +(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +309 w(Righ)n(t)p Black -86 459 a Fc(l.load32u)138 b(Load)52 +b(W)-13 b(ord)52 b(and)g(Extend)f(with)i(Zero)135 b(l.load32u)p +139 806 3483 4 v 137 906 4 100 v 181 876 a Fg(31)497 +b(25)p 885 906 V 142 w(24)p 1171 906 V 142 w(23)248 b(20)p +1669 906 V 82 w(19)g(16)p 2167 906 V 82 w(15)1245 b(0)p +3620 906 V 139 909 3483 4 v 137 1009 4 100 v 309 979 +a(op)r(co)r(de)27 b(0x8)p 885 1009 V 290 w(J)p 1171 1009 +V 339 w(A)p 1669 1009 V 438 w(B)p 2167 1009 V 925 w(J)p +3620 1009 V 139 1012 3483 4 v 137 1112 4 100 v 411 1082 +a(7)g(bits)p 885 1112 V 314 w(1)g(bits)p 1171 1112 V +189 w(4)g(bits)p 1669 1112 V 295 w(4)g(bits)p 2167 1112 +V 752 w(16)f(bits)p 3620 1112 V 139 1115 3483 4 v -128 +1560 a Fb(F)-11 b(ormat:)p Black Black 171 1804 a Fa(l.load32u)47 +b(rA,J\(rB\))-128 2198 y Fb(Description:)p Black Black +171 2442 a Fa(Offset)g(is)g(sign-extended)g(and)g(added)g(to)f(the)h +(contents)g(of)g(general)g(register)g(rB.)171 2550 y(Sum)g(represents)g +(effective)g(address.)94 b(The)46 b(word)h(in)g(memory)g(addressed)g +(by)g(EA)g(is)g(loaded)171 2658 y(into)g(general)g(register)g(rA.)-128 +3052 y Fb(Op)t(eration:)p Black Black 171 3288 a Fg(EA)29 +b(<-)e(exts\(Immediate\))h(+)f(rB)171 3387 y(rA)h(<-)f(\(EA\)[31:0]) +-128 3782 y Fb(Notes:)p Black Black 559 5832 a Fg(Class)g(1:)p +878 5710 2324 4 v 876 5809 4 100 v 920 5779 a(Arc)n(hitecture)g(Lev)n +(el)p 1630 5809 V 154 w(Execution)g(Mo)r(de)p 2450 5809 +V 203 w(Implemen)n(tation)p 3200 5809 V 878 5813 2324 +4 v 876 5912 4 100 v 1066 5882 a(Core)g(CPU)p 1630 5912 +V 230 w(User)g(and)g(Sup)r(ervisor)p 2450 5912 V 82 w(Mandatory)f(alw)n +(a)n(ys)p 3200 5912 V 878 5915 2324 4 v Black 1839 6065 +a(10)p Black eop +%%Page: 11 11 +11 10 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 +b(1000)e(INSTR)n(UCTION)i(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 142 330 a Fd(Left)p Black 1 +TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +429 w(Middle)j(Middle)f(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g +(Middle)p Black 1 TeXcolorgray Black 1 TeXcolorgray Black +1 TeXcolorgray 428 w(Righ)n(t)p Black -86 459 a Fc(l.load16u)87 +b(Load)52 b(Half)h(W)-13 b(ord)52 b(and)g(Extend)g(with)g(Zero)84 +b(l.load16u)p 139 806 3483 4 v 137 906 4 100 v 181 876 +a Fg(31)497 b(25)p 885 906 V 142 w(24)p 1171 906 V 142 +w(23)248 b(20)p 1669 906 V 82 w(19)g(16)p 2167 906 V +82 w(15)1245 b(0)p 3620 906 V 139 909 3483 4 v 137 1009 +4 100 v 309 979 a(op)r(co)r(de)27 b(0x9)p 885 1009 V +290 w(J)p 1171 1009 V 339 w(A)p 1669 1009 V 438 w(B)p +2167 1009 V 925 w(J)p 3620 1009 V 139 1012 3483 4 v 137 +1112 4 100 v 411 1082 a(7)g(bits)p 885 1112 V 314 w(1)g(bits)p +1171 1112 V 189 w(4)g(bits)p 1669 1112 V 295 w(4)g(bits)p +2167 1112 V 752 w(16)f(bits)p 3620 1112 V 139 1115 3483 +4 v -128 1560 a Fb(F)-11 b(ormat:)p Black Black 171 1804 +a Fa(l.load16u)47 b(rA,J\(rB\))-128 2198 y Fb(Description:)p +Black Black 171 2442 a Fa(Offset)g(is)g(sign-extended)g(and)g(added)g +(to)f(the)h(contents)g(of)g(general)g(register)g(rB.)171 +2550 y(Sum)g(represents)g(effective)g(address.)94 b(The)46 +b(half)h(word)g(in)g(memory)g(addressed)g(by)g(EA)171 +2658 y(is)g(loaded)g(into)g(the)g(low-order)g(16)g(bits)f(of)h(general) +g(register)g(rA.)g(High-order)g(16)171 2766 y(bits)g(of)g(general)g +(register)g(rA)g(are)g(replaced)f(with)h(zero.)-128 3160 +y Fb(Op)t(eration:)p Black Black 171 3396 a Fg(EA)29 +b(<-)e(exts\(Immediate\))h(+)f(rB)171 3495 y(rA[15:0])f(<-)h +(\(EA\)[15:0])171 3595 y(rA[31:16])f(<-)h(0)-128 3990 +y Fb(Notes:)p Black Black 559 5832 a Fg(Class)g(1:)p +878 5710 2324 4 v 876 5809 4 100 v 920 5779 a(Arc)n(hitecture)g(Lev)n +(el)p 1630 5809 V 154 w(Execution)g(Mo)r(de)p 2450 5809 +V 203 w(Implemen)n(tation)p 3200 5809 V 878 5813 2324 +4 v 876 5912 4 100 v 1066 5882 a(Core)g(CPU)p 1630 5912 +V 230 w(User)g(and)g(Sup)r(ervisor)p 2450 5912 V 82 w(Mandatory)f(alw)n +(a)n(ys)p 3200 5912 V 878 5915 2324 4 v Black 1839 6065 +a(11)p Black eop +%%Page: 12 12 +12 11 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 +b(1000)e(INSTR)n(UCTION)i(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 129 330 a Fd(Left)p Black 1 +TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +411 w(Middle)j(Middle)f(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g +(Middle)p Black 1 TeXcolorgray Black 1 TeXcolorgray Black +1 TeXcolorgray 409 w(Righ)n(t)p Black -86 459 a Fc(l.load16s)87 +b(Load)52 b(Half)h(W)-13 b(ord)52 b(and)g(Extend)g(with)g(Sign)85 +b(l.load16s)p 139 806 3483 4 v 137 906 4 100 v 181 876 +a Fg(31)497 b(25)p 885 906 V 142 w(24)p 1171 906 V 142 +w(23)248 b(20)p 1669 906 V 82 w(19)g(16)p 2167 906 V +82 w(15)1245 b(0)p 3620 906 V 139 909 3483 4 v 137 1009 +4 100 v 309 979 a(op)r(co)r(de)27 b(0xa)p 885 1009 V +290 w(J)p 1171 1009 V 339 w(A)p 1669 1009 V 438 w(B)p +2167 1009 V 925 w(J)p 3620 1009 V 139 1012 3483 4 v 137 +1112 4 100 v 411 1082 a(7)g(bits)p 885 1112 V 314 w(1)g(bits)p +1171 1112 V 189 w(4)g(bits)p 1669 1112 V 295 w(4)g(bits)p +2167 1112 V 752 w(16)f(bits)p 3620 1112 V 139 1115 3483 +4 v -128 1560 a Fb(F)-11 b(ormat:)p Black Black 171 1804 +a Fa(l.load16s)47 b(rA,J\(rB\))-128 2198 y Fb(Description:)p +Black Black 171 2442 a Fa(Offset)g(is)g(sign-extended)g(and)g(added)g +(to)f(the)h(contents)g(of)g(general)g(register)g(rB.)171 +2550 y(Sum)g(represents)g(effective)g(address.)94 b(The)46 +b(half)h(word)g(in)g(memory)g(addressed)g(by)g(EA)171 +2658 y(is)g(loaded)g(into)g(the)g(low-order)g(16)g(bits)f(of)h(general) +g(register)g(rA.)g(High-order)g(16)171 2766 y(bits)g(of)g(general)g +(register)g(rA)g(are)g(replaced)f(with)h(bit)g(15)g(of)g(the)g(loaded)g +(value.)-128 3160 y Fb(Op)t(eration:)p Black Black 171 +3396 a Fg(EA)29 b(<-)e(exts\(Immediate\))h(+)f(rB)171 +3495 y(rA[15:0])f(<-)h(\(EA\)[15:0])171 3595 y(rA[31:16])f(<-)h(rA[15]) +-128 3990 y Fb(Notes:)p Black Black 559 5832 a Fg(Class)g(1:)p +878 5710 2324 4 v 876 5809 4 100 v 920 5779 a(Arc)n(hitecture)g(Lev)n +(el)p 1630 5809 V 154 w(Execution)g(Mo)r(de)p 2450 5809 +V 203 w(Implemen)n(tation)p 3200 5809 V 878 5813 2324 +4 v 876 5912 4 100 v 1066 5882 a(Core)g(CPU)p 1630 5912 +V 230 w(User)g(and)g(Sup)r(ervisor)p 2450 5912 V 82 w(Mandatory)f(alw)n +(a)n(ys)p 3200 5912 V 878 5915 2324 4 v Black 1839 6065 +a(12)p Black eop +%%Page: 13 13 +13 12 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 +b(1000)e(INSTR)n(UCTION)i(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 103 330 a Fd(Left)p Black 1 +TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +272 w(Middle)i(Middle)g(Middle)h(Middle)f(Middle)g(Middle)g(Middle)g +(Middle)p Black 1 TeXcolorgray Black 1 TeXcolorgray Black +1 TeXcolorgray 270 w(Righ)n(t)p Black -86 459 a Fc(l.load8u)163 +b(Load)52 b(Byte)g(and)g(Extend)f(with)h(Zero)160 b(l.load8u)p +139 806 3483 4 v 137 906 4 100 v 181 876 a Fg(31)497 +b(25)p 885 906 V 142 w(24)p 1171 906 V 142 w(23)248 b(20)p +1669 906 V 82 w(19)g(16)p 2167 906 V 82 w(15)1245 b(0)p +3620 906 V 139 909 3483 4 v 137 1009 4 100 v 306 979 +a(op)r(co)r(de)28 b(0xb)p 885 1009 V 288 w(J)p 1171 1009 +V 339 w(A)p 1669 1009 V 438 w(B)p 2167 1009 V 925 w(J)p +3620 1009 V 139 1012 3483 4 v 137 1112 4 100 v 411 1082 +a(7)f(bits)p 885 1112 V 314 w(1)g(bits)p 1171 1112 V +189 w(4)g(bits)p 1669 1112 V 295 w(4)g(bits)p 2167 1112 +V 752 w(16)f(bits)p 3620 1112 V 139 1115 3483 4 v -128 +1560 a Fb(F)-11 b(ormat:)p Black Black 171 1804 a Fa(l.load8u)47 +b(rA,J\(rB\))-128 2198 y Fb(Description:)p Black Black +171 2442 a Fa(Offset)g(is)g(sign-extended)g(and)g(added)g(to)f(the)h +(contents)g(of)g(general)g(register)g(rB.)171 2550 y(Sum)g(represents)g +(effective)g(address.)94 b(The)46 b(byte)h(in)g(memory)g(addressed)g +(by)g(EA)g(is)g(loaded)171 2658 y(into)g(the)g(low-order)g(eight)g +(bits)g(of)g(general)f(register)h(rA.)g(High-order)g(24)g(bits)g(of)171 +2766 y(general)g(register)g(rA)g(are)g(replaced)g(with)f(zero.)-128 +3160 y Fb(Op)t(eration:)p Black Black 171 3396 a Fg(EA)29 +b(<-)e(exts\(Immediate\))h(+)f(rB)171 3495 y(rA[7:0])g(<-)g +(\(EA\)[7:0])171 3595 y(rA[31:8])f(<-)h(0)-128 3990 y +Fb(Notes:)p Black Black 559 5832 a Fg(Class)g(1:)p 878 +5710 2324 4 v 876 5809 4 100 v 920 5779 a(Arc)n(hitecture)g(Lev)n(el)p +1630 5809 V 154 w(Execution)g(Mo)r(de)p 2450 5809 V 203 +w(Implemen)n(tation)p 3200 5809 V 878 5813 2324 4 v 876 +5912 4 100 v 1066 5882 a(Core)g(CPU)p 1630 5912 V 230 +w(User)g(and)g(Sup)r(ervisor)p 2450 5912 V 82 w(Mandatory)f(alw)n(a)n +(ys)p 3200 5912 V 878 5915 2324 4 v Black 1839 6065 a(13)p +Black eop +%%Page: 14 14 +14 13 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 +b(1000)e(INSTR)n(UCTION)i(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 91 330 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 259 w(Middle)i(Middle)g +(Middle)h(Middle)f(Middle)g(Middle)g(Middle)g(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +258 w(Righ)n(t)p Black -86 459 a Fc(l.load8s)169 b(Load)52 +b(Byte)g(and)g(Extend)f(with)h(Sign)168 b(l.load8s)p +139 806 3483 4 v 137 906 4 100 v 181 876 a Fg(31)497 +b(25)p 885 906 V 142 w(24)p 1171 906 V 142 w(23)248 b(20)p +1669 906 V 82 w(19)g(16)p 2167 906 V 82 w(15)1245 b(0)p +3620 906 V 139 909 3483 4 v 137 1009 4 100 v 311 979 +a(op)r(co)r(de)27 b(0xc)p 885 1009 V 293 w(J)p 1171 1009 +V 339 w(A)p 1669 1009 V 438 w(B)p 2167 1009 V 925 w(J)p +3620 1009 V 139 1012 3483 4 v 137 1112 4 100 v 411 1082 +a(7)g(bits)p 885 1112 V 314 w(1)g(bits)p 1171 1112 V +189 w(4)g(bits)p 1669 1112 V 295 w(4)g(bits)p 2167 1112 +V 752 w(16)f(bits)p 3620 1112 V 139 1115 3483 4 v -128 +1560 a Fb(F)-11 b(ormat:)p Black Black 171 1804 a Fa(l.load8s)47 +b(rA,J\(rB\))-128 2198 y Fb(Description:)p Black Black +171 2442 a Fa(Offset)g(is)g(sign-extended)g(and)g(added)g(to)f(the)h +(contents)g(of)g(general)g(register)g(rB.)171 2550 y(Sum)g(represents)g +(effective)g(address.)94 b(The)46 b(byte)h(in)g(memory)g(addressed)g +(by)g(EA)g(is)g(loaded)171 2658 y(into)g(the)g(low-order)g(eight)g +(bits)g(of)g(general)f(register)h(rA.)g(High-order)g(24)g(bits)g(of)171 +2766 y(general)g(register)g(rA)g(are)g(replaced)g(with)f(bit)h(7)g(of)g +(the)g(loaded)g(value.)-128 3160 y Fb(Op)t(eration:)p +Black Black 171 3396 a Fg(EA)29 b(<-)e(exts\(Immediate\))h(+)f(rB)171 +3495 y(rA[7:0])g(<-)g(\(EA\)[7:0])171 3595 y(rA[31:8])f(<-)h(rA[8])-128 +3990 y Fb(Notes:)p Black Black 559 5832 a Fg(Class)g(1:)p +878 5710 2324 4 v 876 5809 4 100 v 920 5779 a(Arc)n(hitecture)g(Lev)n +(el)p 1630 5809 V 154 w(Execution)g(Mo)r(de)p 2450 5809 +V 203 w(Implemen)n(tation)p 3200 5809 V 878 5813 2324 +4 v 876 5912 4 100 v 1066 5882 a(Core)g(CPU)p 1630 5912 +V 230 w(User)g(and)g(Sup)r(ervisor)p 2450 5912 V 82 w(Mandatory)f(alw)n +(a)n(ys)p 3200 5912 V 878 5915 2324 4 v Black 1839 6065 +a(14)p Black eop +%%Page: 15 15 +15 14 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 +b(1000)e(INSTR)n(UCTION)i(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 87 330 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 257 w(Middle)i(Middle)g +(Middle)g(Middle)g(Middle)h(Middle)f(Middle)g(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +254 w(Righ)n(t)p Black -86 459 a Fc(l.stor32)899 b(Store)53 +b(W)-13 b(ord)897 b(l.stor32)p 139 806 3483 4 v 137 906 +4 100 v 181 876 a Fg(31)497 b(25)p 885 906 V 142 w(24)p +1171 906 V 142 w(23)248 b(20)p 1669 906 V 82 w(19)g(16)p +2167 906 V 82 w(15)1245 b(0)p 3620 906 V 139 909 3483 +4 v 137 1009 4 100 v 306 979 a(op)r(co)r(de)28 b(0xd)p +885 1009 V 288 w(J)p 1171 1009 V 339 w(A)p 1669 1009 +V 438 w(B)p 2167 1009 V 925 w(J)p 3620 1009 V 139 1012 +3483 4 v 137 1112 4 100 v 411 1082 a(7)f(bits)p 885 1112 +V 314 w(1)g(bits)p 1171 1112 V 189 w(4)g(bits)p 1669 +1112 V 295 w(4)g(bits)p 2167 1112 V 752 w(16)f(bits)p +3620 1112 V 139 1115 3483 4 v -128 1560 a Fb(F)-11 b(ormat:)p +Black Black 171 1804 a Fa(l.stor32)47 b(J\(rA\),rB)-128 +2198 y Fb(Description:)p Black Black 171 2442 a Fa(Offset)g(is)g +(sign-extended)g(and)g(added)g(to)f(the)h(contents)g(of)g(general)g +(register)g(rA.)171 2550 y(Sum)g(represents)g(effective)g(address.)94 +b(The)46 b(word)h(in)g(general)g(register)g(rB)g(is)g(stored)171 +2658 y(to)g(memory)g(addressed)g(by)g(EA.)-128 3052 y +Fb(Op)t(eration:)p Black Black 171 3288 a Fg(EA)29 b(<-)e +(exts\(Immediate\))h(+)f(rA)171 3387 y(\(EA\)[31:0])h(<-)f(rB)-128 +3782 y Fb(Notes:)p Black Black 559 5832 a Fg(Class)g(1:)p +878 5710 2324 4 v 876 5809 4 100 v 920 5779 a(Arc)n(hitecture)g(Lev)n +(el)p 1630 5809 V 154 w(Execution)g(Mo)r(de)p 2450 5809 +V 203 w(Implemen)n(tation)p 3200 5809 V 878 5813 2324 +4 v 876 5912 4 100 v 1066 5882 a(Core)g(CPU)p 1630 5912 +V 230 w(User)g(and)g(Sup)r(ervisor)p 2450 5912 V 82 w(Mandatory)f(alw)n +(a)n(ys)p 3200 5912 V 878 5915 2324 4 v Black 1839 6065 +a(15)p Black eop +%%Page: 16 16 +16 15 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 +b(1000)e(INSTR)n(UCTION)i(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 87 330 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 257 w(Middle)i(Middle)g +(Middle)g(Middle)g(Middle)h(Middle)f(Middle)g(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +254 w(Righ)n(t)p Black -86 459 a Fc(l.stor16)729 b(Store)53 +b(Half)g(W)-13 b(ord)727 b(l.stor16)p 139 806 3483 4 +v 137 906 4 100 v 181 876 a Fg(31)497 b(25)p 885 906 +V 142 w(24)p 1171 906 V 142 w(23)248 b(20)p 1669 906 +V 82 w(19)g(16)p 2167 906 V 82 w(15)1245 b(0)p 3620 906 +V 139 909 3483 4 v 137 1009 4 100 v 311 979 a(op)r(co)r(de)27 +b(0xe)p 885 1009 V 293 w(J)p 1171 1009 V 339 w(A)p 1669 +1009 V 438 w(B)p 2167 1009 V 925 w(J)p 3620 1009 V 139 +1012 3483 4 v 137 1112 4 100 v 411 1082 a(7)g(bits)p +885 1112 V 314 w(1)g(bits)p 1171 1112 V 189 w(4)g(bits)p +1669 1112 V 295 w(4)g(bits)p 2167 1112 V 752 w(16)f(bits)p +3620 1112 V 139 1115 3483 4 v -128 1560 a Fb(F)-11 b(ormat:)p +Black Black 171 1804 a Fa(l.stor16)47 b(J\(rA\),rB)-128 +2198 y Fb(Description:)p Black Black 171 2442 a Fa(Offset)g(is)g +(sign-extended)g(and)g(added)g(to)f(the)h(contents)g(of)g(general)g +(register)g(rA.)171 2550 y(Sum)g(represents)g(effective)g(address.)94 +b(The)46 b(low-order)h(16)g(bits)g(of)g(general)g(register)171 +2658 y(rB)g(are)g(stored)g(to)g(memory)g(addressed)g(by)f(EA.)-128 +3052 y Fb(Op)t(eration:)p Black Black 171 3288 a Fg(EA)29 +b(<-)e(exts\(Immediate\))h(+)f(rA)171 3387 y(\(EA\)[15:0])h(<-)f +(rB[15:0])-128 3782 y Fb(Notes:)p Black Black 559 5832 +a Fg(Class)g(1:)p 878 5710 2324 4 v 876 5809 4 100 v +920 5779 a(Arc)n(hitecture)g(Lev)n(el)p 1630 5809 V 154 +w(Execution)g(Mo)r(de)p 2450 5809 V 203 w(Implemen)n(tation)p +3200 5809 V 878 5813 2324 4 v 876 5912 4 100 v 1066 5882 +a(Core)g(CPU)p 1630 5912 V 230 w(User)g(and)g(Sup)r(ervisor)p +2450 5912 V 82 w(Mandatory)f(alw)n(a)n(ys)p 3200 5912 +V 878 5915 2324 4 v Black 1839 6065 a(16)p Black eop +%%Page: 17 17 +17 16 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 +b(1000)e(INSTR)n(UCTION)i(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 49 330 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 217 w(Middle)j(Middle)f +(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +216 w(Righ)n(t)p Black -86 459 a Fc(l.stor8)924 b(Store)53 +b(Byte)922 b(l.stor8)p 139 806 3483 4 v 137 906 4 100 +v 181 876 a Fg(31)497 b(25)p 885 906 V 142 w(24)p 1171 +906 V 142 w(23)248 b(20)p 1669 906 V 82 w(19)g(16)p 2167 +906 V 82 w(15)1245 b(0)p 3620 906 V 139 909 3483 4 v +137 1009 4 100 v 317 979 a(op)r(co)r(de)27 b(0xf)p 885 +1009 V 299 w(J)p 1171 1009 V 339 w(A)p 1669 1009 V 438 +w(B)p 2167 1009 V 925 w(J)p 3620 1009 V 139 1012 3483 +4 v 137 1112 4 100 v 411 1082 a(7)g(bits)p 885 1112 V +314 w(1)g(bits)p 1171 1112 V 189 w(4)g(bits)p 1669 1112 +V 295 w(4)g(bits)p 2167 1112 V 752 w(16)f(bits)p 3620 +1112 V 139 1115 3483 4 v -128 1560 a Fb(F)-11 b(ormat:)p +Black Black 171 1804 a Fa(l.stor8)47 b(J\(rA\),rB)-128 +2198 y Fb(Description:)p Black Black 171 2442 a Fa(Offset)g(is)g +(sign-extended)g(and)g(added)g(to)f(the)h(contents)g(of)g(general)g +(register)g(rA.)171 2550 y(Sum)g(represents)g(effective)g(address.)94 +b(The)46 b(low-order)h(8)g(bits)g(of)g(general)g(register)171 +2658 y(rB)g(are)g(stored)g(to)g(memory)g(addressed)g(by)f(EA.)-128 +3052 y Fb(Op)t(eration:)p Black Black 171 3288 a Fg(EA)29 +b(<-)e(exts\(Immediate\))h(+)f(rA)171 3387 y(\(EA\)[7:0])h(<-)f +(rB[7:0])-128 3782 y Fb(Notes:)p Black Black 559 5832 +a Fg(Class)g(1:)p 878 5710 2324 4 v 876 5809 4 100 v +920 5779 a(Arc)n(hitecture)g(Lev)n(el)p 1630 5809 V 154 +w(Execution)g(Mo)r(de)p 2450 5809 V 203 w(Implemen)n(tation)p +3200 5809 V 878 5813 2324 4 v 876 5912 4 100 v 1066 5882 +a(Core)g(CPU)p 1630 5912 V 230 w(User)g(and)g(Sup)r(ervisor)p +2450 5912 V 82 w(Mandatory)f(alw)n(a)n(ys)p 3200 5912 +V 878 5915 2324 4 v Black 1839 6065 a(17)p Black eop +%%Page: 18 18 +18 17 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 +b(1000)e(INSTR)n(UCTION)i(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 134 330 a Fd(Left)p Black 1 +TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +302 w(Middle)i(Middle)g(Middle)h(Middle)f(Middle)g(Middle)g(Middle)g +(Middle)p Black 1 TeXcolorgray Black 1 TeXcolorgray Black +1 TeXcolorgray 301 w(Righ)n(t)p Black -86 459 a Fc(l.addi32s)511 +b(A)l(dd)51 b(Immediate)g(Signed)510 b(l.addi32s)p 158 +806 3446 4 v 156 906 4 100 v 199 876 a Fg(31)414 b(26)p +820 906 V 82 w(25)82 b(24)p 1152 906 V 82 w(23)248 b(20)p +1650 906 V 82 w(19)h(16)p 2148 906 V 82 w(15)1244 b(0)p +3601 906 V 158 909 3446 4 v 156 1009 4 100 v 286 979 +a(op)r(co)r(de)27 b(0x8)p 820 1009 V 261 w(K)p 1152 1009 +V 351 w(A)p 1650 1009 V 438 w(B)p 2148 1009 V 913 w(K)p +3601 1009 V 158 1012 3446 4 v 156 1112 4 100 v 388 1082 +a(6)g(bits)p 820 1112 V 295 w(2)g(bits)p 1152 1112 V +212 w(4)g(bits)p 1650 1112 V 295 w(4)h(bits)p 2148 1112 +V 751 w(16)f(bits)p 3601 1112 V 158 1115 3446 4 v -128 +1560 a Fb(F)-11 b(ormat:)p Black Black 171 1804 a Fa(l.addi32s)47 +b(rA,rB,K)-128 2198 y Fb(Description:)p Black Black 171 +2442 a Fa(Immediate)g(is)g(signed-extended)g(and)g(added)f(to)h(the)g +(contents)g(of)g(general)g(register)171 2550 y(rB)g(to)g(form)g(the)g +(result.)94 b(The)47 b(result)g(is)f(placed)h(into)g(general)g +(register)g(rA.)-128 2944 y Fb(Op)t(eration:)p Black +Black 171 3180 a Fg(rA)28 b(<-)f(rB)g(+)g(exts\(Immediate\))-128 +3574 y Fb(Notes:)p Black Black 559 5832 a Fg(Class)g(1:)p +878 5710 2324 4 v 876 5809 4 100 v 920 5779 a(Arc)n(hitecture)g(Lev)n +(el)p 1630 5809 V 154 w(Execution)g(Mo)r(de)p 2450 5809 +V 203 w(Implemen)n(tation)p 3200 5809 V 878 5813 2324 +4 v 876 5912 4 100 v 1066 5882 a(Core)g(CPU)p 1630 5912 +V 230 w(User)g(and)g(Sup)r(ervisor)p 2450 5912 V 82 w(Mandatory)f(alw)n +(a)n(ys)p 3200 5912 V 878 5915 2324 4 v Black 1839 6065 +a(18)p Black eop +%%Page: 19 19 +19 18 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 +b(1000)e(INSTR)n(UCTION)i(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 125 330 a Fd(Left)p Black 1 +TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +295 w(Middle)i(Middle)g(Middle)g(Middle)g(Middle)h(Middle)f(Middle)g +(Middle)p Black 1 TeXcolorgray Black 1 TeXcolorgray Black +1 TeXcolorgray 292 w(Righ)n(t)p Black -86 459 a Fc(l.subi32s)359 +b(Subtract)53 b(Immediate)e(Signed)358 b(l.subi32s)p +158 806 3446 4 v 156 906 4 100 v 199 876 a Fg(31)414 +b(26)p 820 906 V 82 w(25)82 b(24)p 1152 906 V 82 w(23)248 +b(20)p 1650 906 V 82 w(19)h(16)p 2148 906 V 82 w(15)1244 +b(0)p 3601 906 V 158 909 3446 4 v 156 1009 4 100 v 286 +979 a(op)r(co)r(de)27 b(0x9)p 820 1009 V 261 w(K)p 1152 +1009 V 351 w(A)p 1650 1009 V 438 w(B)p 2148 1009 V 913 +w(K)p 3601 1009 V 158 1012 3446 4 v 156 1112 4 100 v +388 1082 a(6)g(bits)p 820 1112 V 295 w(2)g(bits)p 1152 +1112 V 212 w(4)g(bits)p 1650 1112 V 295 w(4)h(bits)p +2148 1112 V 751 w(16)f(bits)p 3601 1112 V 158 1115 3446 +4 v -128 1560 a Fb(F)-11 b(ormat:)p Black Black 171 1804 +a Fa(l.subi32s)47 b(rA,rB,K)-128 2198 y Fb(Description:)p +Black Black 171 2442 a Fa(Immediate)g(is)g(signed-extended)g(and)g +(subtracted)f(from)h(the)g(contents)g(of)g(general)g(register)171 +2550 y(rB)g(to)g(form)g(the)g(result.)94 b(The)47 b(result)g(is)f +(placed)h(into)g(general)g(register)g(rA.)-128 2944 y +Fb(Op)t(eration:)p Black Black 171 3180 a Fg(rA)28 b(<-)f(rB)g(-)g +(exts\(Immediate\))-128 3574 y Fb(Notes:)p Black Black +559 5832 a Fg(Class)g(1:)p 878 5710 2324 4 v 876 5809 +4 100 v 920 5779 a(Arc)n(hitecture)g(Lev)n(el)p 1630 +5809 V 154 w(Execution)g(Mo)r(de)p 2450 5809 V 203 w(Implemen)n(tation) +p 3200 5809 V 878 5813 2324 4 v 876 5912 4 100 v 1066 +5882 a(Core)g(CPU)p 1630 5912 V 230 w(User)g(and)g(Sup)r(ervisor)p +2450 5912 V 82 w(Mandatory)f(alw)n(a)n(ys)p 3200 5912 +V 878 5915 2324 4 v Black 1839 6065 a(19)p Black eop +%%Page: 20 20 +20 19 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 +b(1000)e(INSTR)n(UCTION)i(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 136 330 a Fd(Left)p Black 1 +TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +304 w(Middle)j(Middle)f(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g +(Middle)p Black 1 TeXcolorgray Black 1 TeXcolorgray Black +1 TeXcolorgray 303 w(Righ)n(t)p Black -86 459 a Fc(l.m)l(uli32s)358 +b(Multiply)54 b(Immediate)d(Signed)357 b(l.m)l(uli32s)p +241 806 3280 4 v 239 906 4 100 v 282 876 a Fg(31)580 +b(24)p 1069 906 V 82 w(23)248 b(20)p 1567 906 V 82 w(19)h(16)p +2065 906 V 82 w(15)1244 b(0)p 3518 906 V 241 909 3280 +4 v 239 1009 4 100 v 431 979 a(op)r(co)r(de)27 b(0x28)p +1069 1009 V 407 w(A)p 1567 1009 V 438 w(B)p 2065 1009 +V 931 w(I)p 3518 1009 V 241 1012 3280 4 v 239 1112 4 +100 v 554 1082 a(8)g(bits)p 1069 1112 V 461 w(4)g(bits)p +1567 1112 V 295 w(4)h(bits)p 2065 1112 V 751 w(16)f(bits)p +3518 1112 V 241 1115 3280 4 v -128 1560 a Fb(F)-11 b(ormat:)p +Black Black 171 1804 a Fa(l.muli32s)47 b(rA,rB,I)-128 +2198 y Fb(Description:)p Black Black 171 2442 a Fa(Immediate)g(and)g +(the)g(contents)g(of)g(general)f(register)h(rB)g(are)g(multiplied)g +(and)g(the)g(result)171 2550 y(is)g(truncated)g(to)g(32)g(bits)g(and)g +(placed)g(into)f(general)h(register)g(rA.)-128 2944 y +Fb(Op)t(eration:)p Black Black 171 3180 a Fg(rA)28 b(<-)f(rB)g(*)g +(Immediate)-128 3574 y Fb(Notes:)p Black Black 607 5832 +a Fg(Class)f(2:)p 926 5710 2229 4 v 924 5809 4 100 v +967 5779 a(Arc)n(hitecture)h(Lev)n(el)p 1677 5809 V 154 +w(Execution)h(Mo)r(de)p 2497 5809 V 155 w(Implemen)n(tation)p +3152 5809 V 926 5813 2229 4 v 924 5912 4 100 v 1114 5882 +a(Core)e(CPU)p 1677 5912 V 231 w(User)h(and)g(Sup)r(ervisor)p +2497 5912 V 104 w(Recommended)p 3152 5912 V 926 5915 +2229 4 v Black 1839 6065 a(20)p Black eop +%%Page: 21 21 +21 20 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 +b(1000)e(INSTR)n(UCTION)i(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 89 330 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 258 w(Middle)i(Middle)h +(Middle)f(Middle)g(Middle)g(Middle)g(Middle)g(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +256 w(Righ)n(t)p Black -86 459 a Fc(l.xori16)90 b(Exclusiv)l(e)52 +b(Or)g(Immediate)f(Half)i(W)-13 b(ord)88 b(l.xori16)p +241 806 3280 4 v 239 906 4 100 v 282 876 a Fg(31)580 +b(24)p 1069 906 V 82 w(23)248 b(20)p 1567 906 V 82 w(19)h(16)p +2065 906 V 82 w(15)1244 b(0)p 3518 906 V 241 909 3280 +4 v 239 1009 4 100 v 431 979 a(op)r(co)r(de)27 b(0x29)p +1069 1009 V 407 w(A)p 1567 1009 V 438 w(B)p 2065 1009 +V 931 w(I)p 3518 1009 V 241 1012 3280 4 v 239 1112 4 +100 v 554 1082 a(8)g(bits)p 1069 1112 V 461 w(4)g(bits)p +1567 1112 V 295 w(4)h(bits)p 2065 1112 V 751 w(16)f(bits)p +3518 1112 V 241 1115 3280 4 v -128 1560 a Fb(F)-11 b(ormat:)p +Black Black 171 1804 a Fa(l.xori16)47 b(rA,rB,I)-128 +2198 y Fb(Description:)p Black Black 171 2442 a Fa(Immediate)g(is)g +(zero-extended)g(and)g(combined)f(with)h(the)g(contents)g(of)g(general) +g(register)171 2550 y(rB)g(in)g(a)g(bit-wise)g(logical)g(XOR)g +(operation.)93 b(The)47 b(result)g(is)g(placed)g(into)g(general)171 +2658 y(register)g(rA.)-128 3052 y Fb(Op)t(eration:)p +Black Black 171 3288 a Fg(rA)28 b(<-)f(rB)g(X)n(OR)g(exts\(Immediate\)) +-128 3682 y Fb(Notes:)p Black Black 607 5832 a Fg(Class)f(3:)p +926 5710 2229 4 v 924 5809 4 100 v 967 5779 a(Arc)n(hitecture)h(Lev)n +(el)p 1677 5809 V 154 w(Execution)h(Mo)r(de)p 2497 5809 +V 155 w(Implemen)n(tation)p 3152 5809 V 926 5813 2229 +4 v 924 5912 4 100 v 1114 5882 a(Core)e(CPU)p 1677 5912 +V 231 w(User)h(and)g(Sup)r(ervisor)p 2497 5912 V 208 +w(Optional)p 3152 5912 V 926 5915 2229 4 v Black 1839 +6065 a(21)p Black eop +%%Page: 22 22 +22 21 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 +b(1000)e(INSTR)n(UCTION)i(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 210 330 a Fd(Left)p Black 1 +TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +649 w(Middle)i(Middle)g(Middle)g(Middle)g(Middle)g(Middle)h(Middle)f +(Middle)p Black 1 TeXcolorgray Black 1 TeXcolorgray Black +1 TeXcolorgray 646 w(Righ)n(t)p Black -86 459 a Fc(l.immlo16u)85 +b(Immediate)51 b(Lo)l(w-Order)h(Half)i(W)-13 b(ord)52 +b(Unsigned)85 b(l.immlo16u)p 241 806 3280 4 v 239 906 +4 100 v 282 876 a Fg(31)580 b(24)p 1069 906 V 82 w(23)248 +b(20)p 1567 906 V 82 w(19)h(16)p 2065 906 V 82 w(15)1244 +b(0)p 3518 906 V 241 909 3280 4 v 239 1009 4 100 v 431 +979 a(op)r(co)r(de)27 b(0x2a)p 1069 1009 V 407 w(A)p +1567 1009 V 319 w(reserv)n(ed)p 2065 1009 V 811 w(I)p +3518 1009 V 241 1012 3280 4 v 239 1112 4 100 v 554 1082 +a(8)g(bits)p 1069 1112 V 461 w(4)g(bits)p 1567 1112 V +295 w(4)h(bits)p 2065 1112 V 751 w(16)f(bits)p 3518 1112 +V 241 1115 3280 4 v -128 1560 a Fb(F)-11 b(ormat:)p Black +Black 171 1804 a Fa(l.immlo16u)47 b(rA,lo\(I\))-128 2198 +y Fb(Description:)p Black Black 171 2442 a Fa(16)g(bit)g(immediate)g +(is)g(placed)g(into)g(low-order)f(16)h(bits)g(of)g(general)g(register)g +(rA.)-128 2837 y Fb(Op)t(eration:)p Black Black 171 3072 +a Fg(rA[15:0])26 b(<-)h(Immediate)-128 3467 y Fb(Notes:)p +Black Black 559 5832 a Fg(Class)g(1:)p 878 5710 2324 +4 v 876 5809 4 100 v 920 5779 a(Arc)n(hitecture)g(Lev)n(el)p +1630 5809 V 154 w(Execution)g(Mo)r(de)p 2450 5809 V 203 +w(Implemen)n(tation)p 3200 5809 V 878 5813 2324 4 v 876 +5912 4 100 v 1066 5882 a(Core)g(CPU)p 1630 5912 V 230 +w(User)g(and)g(Sup)r(ervisor)p 2450 5912 V 82 w(Mandatory)f(alw)n(a)n +(ys)p 3200 5912 V 878 5915 2324 4 v Black 1839 6065 a(22)p +Black eop +%%Page: 23 23 +23 22 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 +b(1000)e(INSTR)n(UCTION)i(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 215 330 a Fd(Left)p Black 1 +TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +677 w(Middle)i(Middle)g(Middle)g(Middle)h(Middle)f(Middle)g(Middle)g +(Middle)p Black 1 TeXcolorgray Black 1 TeXcolorgray Black +1 TeXcolorgray 675 w(Righ)n(t)p Black -86 459 a Fc(l.immhi16u)85 +b(Immediate)51 b(High-Order)j(Half)f(W)-13 b(ord)52 b(Unsigned)85 +b(l.immhi16u)p 241 806 3280 4 v 239 906 4 100 v 282 876 +a Fg(31)580 b(24)p 1069 906 V 82 w(23)248 b(20)p 1567 +906 V 82 w(19)h(16)p 2065 906 V 82 w(15)1244 b(0)p 3518 +906 V 241 909 3280 4 v 239 1009 4 100 v 429 979 a(op)r(co)r(de)27 +b(0x2b)p 1069 1009 V 405 w(A)p 1567 1009 V 319 w(reserv)n(ed)p +2065 1009 V 811 w(I)p 3518 1009 V 241 1012 3280 4 v 239 +1112 4 100 v 554 1082 a(8)g(bits)p 1069 1112 V 461 w(4)g(bits)p +1567 1112 V 295 w(4)h(bits)p 2065 1112 V 751 w(16)f(bits)p +3518 1112 V 241 1115 3280 4 v -128 1560 a Fb(F)-11 b(ormat:)p +Black Black 171 1804 a Fa(l.immhi16u)47 b(rA,hi\(I\))-128 +2198 y Fb(Description:)p Black Black 171 2442 a Fa(16)g(bit)g +(immediate)g(is)g(placed)g(into)g(high-order)f(16)h(bits)g(of)g +(general)g(register)g(rA.)-128 2837 y Fb(Op)t(eration:)p +Black Black 171 3072 a Fg(rA[31:16])26 b(<-)h(Immediate)-128 +3467 y Fb(Notes:)p Black Black 559 5832 a Fg(Class)g(1:)p +878 5710 2324 4 v 876 5809 4 100 v 920 5779 a(Arc)n(hitecture)g(Lev)n +(el)p 1630 5809 V 154 w(Execution)g(Mo)r(de)p 2450 5809 +V 203 w(Implemen)n(tation)p 3200 5809 V 878 5813 2324 +4 v 876 5912 4 100 v 1066 5882 a(Core)g(CPU)p 1630 5912 +V 230 w(User)g(and)g(Sup)r(ervisor)p 2450 5912 V 82 w(Mandatory)f(alw)n +(a)n(ys)p 3200 5912 V 878 5915 2324 4 v Black 1839 6065 +a(23)p Black eop +%%Page: 24 24 +24 23 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 +b(1000)e(INSTR)n(UCTION)i(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 104 330 a Fd(Left)p Black 1 +TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +273 w(Middle)i(Middle)g(Middle)g(Middle)g(Middle)h(Middle)f(Middle)g +(Middle)p Black 1 TeXcolorgray Black 1 TeXcolorgray Black +1 TeXcolorgray 271 w(Righ)n(t)p Black -86 459 a Fc(l.sub32s)745 +b(Subtract)53 b(Signed)744 b(l.sub32s)p 99 806 3563 4 +v 97 906 4 100 v 140 876 a Fg(31)581 b(24)p 927 906 V +82 w(23)248 b(20)p 1426 906 V 82 w(19)g(16)p 1924 906 +V 82 w(15)g(12)p 2422 906 V 82 w(11)265 b(8)p 2913 906 +V 100 w(7)581 b(0)p 3660 906 V 99 909 3563 4 v 97 1009 +4 100 v 292 979 a(op)r(co)r(de)27 b(0x2c)p 927 1009 V +409 w(A)p 1426 1009 V 438 w(B)p 1924 1009 V 438 w(C)p +2422 1009 V 261 w(op)r(co)r(de)g(0x0)p 2913 1009 V 266 +w(reserv)n(ed)p 3660 1009 V 99 1012 3563 4 v 97 1112 +4 100 v 412 1082 a(8)h(bits)p 927 1112 V 460 w(4)g(bits)p +1426 1112 V 295 w(4)f(bits)p 1924 1112 V 295 w(4)g(bits)p +2422 1112 V 291 w(4)g(bits)p 2913 1112 V 416 w(8)h(bits)p +3660 1112 V 99 1115 3563 4 v -128 1560 a Fb(F)-11 b(ormat:)p +Black Black 171 1804 a Fa(l.sub32s)47 b(rA,rB,rC)-128 +2198 y Fb(Description:)p Black Black 171 2442 a Fa(The)g(contents)g(of) +g(general)g(register)g(rC)f(is)h(subtracted)g(from)g(the)g(contents)g +(of)g(general)171 2550 y(register)g(rB)g(to)g(form)g(the)g(result.)94 +b(The)46 b(result)h(is)g(placed)g(into)g(general)g(register)171 +2658 y(rA.)-128 3052 y Fb(Op)t(eration:)p Black Black +171 3288 a Fg(rA)28 b(<-)f(rB)g(-)g(rC)-128 3682 y Fb(Notes:)p +Black Black 559 5832 a Fg(Class)g(1:)p 878 5710 2324 +4 v 876 5809 4 100 v 920 5779 a(Arc)n(hitecture)g(Lev)n(el)p +1630 5809 V 154 w(Execution)g(Mo)r(de)p 2450 5809 V 203 +w(Implemen)n(tation)p 3200 5809 V 878 5813 2324 4 v 876 +5912 4 100 v 1066 5882 a(Core)g(CPU)p 1630 5912 V 230 +w(User)g(and)g(Sup)r(ervisor)p 2450 5912 V 82 w(Mandatory)f(alw)n(a)n +(ys)p 3200 5912 V 878 5915 2324 4 v Black 1839 6065 a(24)p +Black eop +%%Page: 25 25 +25 24 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 +b(1000)e(INSTR)n(UCTION)i(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 91 330 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 259 w(Middle)i(Middle)g +(Middle)h(Middle)f(Middle)g(Middle)g(Middle)g(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +258 w(Righ)n(t)p Black -86 459 a Fc(l.shla32)572 b(Shift)53 +b(Left)f(Arithmetic)571 b(l.shla32)p 34 806 3693 4 v +32 906 4 100 v 75 876 a Fg(31)581 b(24)p 862 906 V 82 +w(23)248 b(20)p 1361 906 V 82 w(19)g(16)p 1859 906 V +82 w(15)g(12)p 2357 906 V 82 w(11)265 b(8)p 2848 906 +V 100 w(7)332 b(3)p 3346 906 V 82 w(2)189 b(0)p 3725 +906 V 34 909 3693 4 v 32 1009 4 100 v 227 979 a(op)r(co)r(de)27 +b(0x2c)p 862 1009 V 409 w(A)p 1361 1009 V 438 w(B)p 1859 +1009 V 438 w(C)p 2357 1009 V 261 w(op)r(co)r(de)g(0x1)p +2848 1009 V 264 w(L)p 3346 1009 V 264 w(reserv)n(ed)p +3725 1009 V 34 1012 3693 4 v 32 1112 4 100 v 347 1082 +a(8)h(bits)p 862 1112 V 460 w(4)g(bits)p 1361 1112 V +295 w(4)f(bits)p 1859 1112 V 295 w(4)g(bits)p 2357 1112 +V 291 w(4)g(bits)p 2848 1112 V 292 w(5)g(bits)p 3346 +1112 V 235 w(3)h(bits)p 3725 1112 V 34 1115 3693 4 v +-128 1560 a Fb(F)-11 b(ormat:)p Black Black 171 1804 +a Fa(l.shla32)47 b(rA,rB,rC,L)-128 2198 y Fb(Description:)p +Black Black 171 2442 a Fa(Immediate)g(is)g(combined)g(with)g(low-order) +f(5)h(bits)g(of)g(general)g(register)g(rC)g(in)g(a)g(bit-wise)171 +2550 y(logical)g(OR)g(operation.)94 b(The)47 b(result)g(specifies)f +(the)h(number)g(of)g(bit)g(positions)g(the)171 2658 y(contents)g(of)g +(general)g(register)g(rB)g(are)f(shifted)h(left,)g(inserting)g(zeros)g +(into)g(the)171 2766 y(low-order)g(bits.)-128 3160 y +Fb(Op)t(eration:)p Black Black 171 3396 a Fg(b)28 b(<-)f(Immediate)h(|) +f(rC)171 3495 y(rA[31:b])g(<-)g(rB[31-b:0])171 3595 y(rA[b:0])h(<-)e(0) +-128 3990 y Fb(Notes:)p Black Black 559 5832 a Fg(Class)h(1:)p +878 5710 2324 4 v 876 5809 4 100 v 920 5779 a(Arc)n(hitecture)g(Lev)n +(el)p 1630 5809 V 154 w(Execution)g(Mo)r(de)p 2450 5809 +V 203 w(Implemen)n(tation)p 3200 5809 V 878 5813 2324 +4 v 876 5912 4 100 v 1066 5882 a(Core)g(CPU)p 1630 5912 +V 230 w(User)g(and)g(Sup)r(ervisor)p 2450 5912 V 82 w(Mandatory)f(alw)n +(a)n(ys)p 3200 5912 V 878 5915 2324 4 v Black 1839 6065 +a(25)p Black eop +%%Page: 26 26 +26 25 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 +b(1000)e(INSTR)n(UCTION)i(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 100 330 a Fd(Left)p Black 1 +TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +270 w(Middle)i(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)h +(Middle)p Black 1 TeXcolorgray Black 1 TeXcolorgray Black +1 TeXcolorgray 267 w(Righ)n(t)p Black -86 459 a Fc(l.shra32)518 +b(Shift)53 b(Righ)l(t)g(Arithmetic)517 b(l.shra32)p 34 +806 3693 4 v 32 906 4 100 v 75 876 a Fg(31)581 b(24)p +862 906 V 82 w(23)248 b(20)p 1361 906 V 82 w(19)g(16)p +1859 906 V 82 w(15)g(12)p 2357 906 V 82 w(11)265 b(8)p +2848 906 V 100 w(7)332 b(3)p 3346 906 V 82 w(2)189 b(0)p +3725 906 V 34 909 3693 4 v 32 1009 4 100 v 227 979 a(op)r(co)r(de)27 +b(0x2c)p 862 1009 V 409 w(A)p 1361 1009 V 438 w(B)p 1859 +1009 V 438 w(C)p 2357 1009 V 261 w(op)r(co)r(de)g(0x2)p +2848 1009 V 264 w(L)p 3346 1009 V 264 w(reserv)n(ed)p +3725 1009 V 34 1012 3693 4 v 32 1112 4 100 v 347 1082 +a(8)h(bits)p 862 1112 V 460 w(4)g(bits)p 1361 1112 V +295 w(4)f(bits)p 1859 1112 V 295 w(4)g(bits)p 2357 1112 +V 291 w(4)g(bits)p 2848 1112 V 292 w(5)g(bits)p 3346 +1112 V 235 w(3)h(bits)p 3725 1112 V 34 1115 3693 4 v +-128 1560 a Fb(F)-11 b(ormat:)p Black Black 171 1804 +a Fa(l.shra32)47 b(rA,rB,rC,L)-128 2198 y Fb(Description:)p +Black Black 171 2442 a Fa(Immediate)g(is)g(combined)g(with)g(low-order) +f(5)h(bits)g(of)g(general)g(register)g(rC)g(in)g(a)g(bit-wise)171 +2550 y(logical)g(OR)g(operation.)94 b(The)47 b(result)g(specifies)f +(the)h(number)g(of)g(bit)g(positions)g(the)171 2658 y(contents)g(of)g +(general)g(register)g(rB)g(are)f(shifted)h(right,)g(sign-extending)g +(the)g(high-order)171 2766 y(bits.)-128 3160 y Fb(Op)t(eration:)p +Black Black 171 3396 a Fg(b)28 b(<-)f(Immediate)h(|)f(rC)171 +3495 y(rA[31-b:0])f(<-)h(rB[31:b])171 3595 y(rA[31-b:31])f(<-)h(rB[31]) +-128 3990 y Fb(Notes:)p Black Black 559 5832 a Fg(Class)g(1:)p +878 5710 2324 4 v 876 5809 4 100 v 920 5779 a(Arc)n(hitecture)g(Lev)n +(el)p 1630 5809 V 154 w(Execution)g(Mo)r(de)p 2450 5809 +V 203 w(Implemen)n(tation)p 3200 5809 V 878 5813 2324 +4 v 876 5912 4 100 v 1066 5882 a(Core)g(CPU)p 1630 5912 +V 230 w(User)g(and)g(Sup)r(ervisor)p 2450 5912 V 82 w(Mandatory)f(alw)n +(a)n(ys)p 3200 5912 V 878 5915 2324 4 v Black 1839 6065 +a(26)p Black eop +%%Page: 27 27 +27 26 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 +b(1000)e(INSTR)n(UCTION)i(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 83 330 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 252 w(Middle)i(Middle)h +(Middle)f(Middle)g(Middle)g(Middle)g(Middle)g(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +250 w(Righ)n(t)p Black -86 459 a Fc(l.shrl32)649 b(Shift)53 +b(Righ)l(t)f(Logical)649 b(l.shrl32)p 34 806 3693 4 v +32 906 4 100 v 75 876 a Fg(31)581 b(24)p 862 906 V 82 +w(23)248 b(20)p 1361 906 V 82 w(19)g(16)p 1859 906 V +82 w(15)g(12)p 2357 906 V 82 w(11)265 b(8)p 2848 906 +V 100 w(7)332 b(3)p 3346 906 V 82 w(2)189 b(0)p 3725 +906 V 34 909 3693 4 v 32 1009 4 100 v 227 979 a(op)r(co)r(de)27 +b(0x2c)p 862 1009 V 409 w(A)p 1361 1009 V 438 w(B)p 1859 +1009 V 438 w(C)p 2357 1009 V 261 w(op)r(co)r(de)g(0x3)p +2848 1009 V 264 w(L)p 3346 1009 V 264 w(reserv)n(ed)p +3725 1009 V 34 1012 3693 4 v 32 1112 4 100 v 347 1082 +a(8)h(bits)p 862 1112 V 460 w(4)g(bits)p 1361 1112 V +295 w(4)f(bits)p 1859 1112 V 295 w(4)g(bits)p 2357 1112 +V 291 w(4)g(bits)p 2848 1112 V 292 w(5)g(bits)p 3346 +1112 V 235 w(3)h(bits)p 3725 1112 V 34 1115 3693 4 v +-128 1560 a Fb(F)-11 b(ormat:)p Black Black 171 1804 +a Fa(l.shrl32)47 b(rA,rB,rC,L)-128 2198 y Fb(Description:)p +Black Black 171 2442 a Fa(Immediate)g(is)g(combined)g(with)g(low-order) +f(5)h(bits)g(of)g(general)g(register)g(rC)g(in)g(a)g(bit-wise)171 +2550 y(logical)g(OR)g(operation.)94 b(The)47 b(result)g(specifies)f +(the)h(number)g(of)g(bit)g(positions)g(the)171 2658 y(contents)g(of)g +(general)g(register)g(rB)g(are)f(shifted)h(right,)g(inserting)g(zeros)g +(into)g(the)171 2766 y(high-order)g(bits.)-128 3160 y +Fb(Op)t(eration:)p Black Black 171 3396 a Fg(b)28 b(<-)f(Immediate)h(|) +f(rC)171 3495 y(rA[31-b:0])f(<-)h(rB[31:b])171 3595 y(rA[31-b:31])f(<-) +h(0)-128 3990 y Fb(Notes:)p Black Black 559 5832 a Fg(Class)g(1:)p +878 5710 2324 4 v 876 5809 4 100 v 920 5779 a(Arc)n(hitecture)g(Lev)n +(el)p 1630 5809 V 154 w(Execution)g(Mo)r(de)p 2450 5809 +V 203 w(Implemen)n(tation)p 3200 5809 V 878 5813 2324 +4 v 876 5912 4 100 v 1066 5882 a(Core)g(CPU)p 1630 5912 +V 230 w(User)g(and)g(Sup)r(ervisor)p 2450 5912 V 82 w(Mandatory)f(alw)n +(a)n(ys)p 3200 5912 V 878 5915 2324 4 v Black 1839 6065 +a(27)p Black eop +%%Page: 28 28 +28 27 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 +b(1000)e(INSTR)n(UCTION)i(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 82 330 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 250 w(Middle)i(Middle)g +(Middle)h(Middle)f(Middle)g(Middle)g(Middle)g(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +249 w(Righ)n(t)p Black -86 459 a Fc(l.and32)1144 b(And)e(l.and32)p +99 806 3563 4 v 97 906 4 100 v 140 876 a Fg(31)581 b(24)p +927 906 V 82 w(23)248 b(20)p 1426 906 V 82 w(19)g(16)p +1924 906 V 82 w(15)g(12)p 2422 906 V 82 w(11)265 b(8)p +2913 906 V 100 w(7)581 b(0)p 3660 906 V 99 909 3563 4 +v 97 1009 4 100 v 292 979 a(op)r(co)r(de)27 b(0x2c)p +927 1009 V 409 w(A)p 1426 1009 V 438 w(B)p 1924 1009 +V 438 w(C)p 2422 1009 V 261 w(op)r(co)r(de)g(0x4)p 2913 +1009 V 266 w(reserv)n(ed)p 3660 1009 V 99 1012 3563 4 +v 97 1112 4 100 v 412 1082 a(8)h(bits)p 927 1112 V 460 +w(4)g(bits)p 1426 1112 V 295 w(4)f(bits)p 1924 1112 V +295 w(4)g(bits)p 2422 1112 V 291 w(4)g(bits)p 2913 1112 +V 416 w(8)h(bits)p 3660 1112 V 99 1115 3563 4 v -128 +1560 a Fb(F)-11 b(ormat:)p Black Black 171 1804 a Fa(l.and32)47 +b(rA,rB,rC)-128 2198 y Fb(Description:)p Black Black +171 2442 a Fa(The)g(contents)g(of)g(general)g(register)g(rB)f(are)h +(combined)g(with)g(the)g(contents)g(of)g(general)171 +2550 y(register)g(rC)g(in)g(a)g(bit-wise)g(logical)g(AND)f(operation.) +94 b(The)47 b(result)g(is)g(placed)g(into)171 2658 y(general)g +(register)g(rA.)-128 3052 y Fb(Op)t(eration:)p Black +Black 171 3288 a Fg(rA)28 b(<-)f(rB)g(AND)h(rC)-128 3682 +y Fb(Notes:)p Black Black 559 5832 a Fg(Class)f(1:)p +878 5710 2324 4 v 876 5809 4 100 v 920 5779 a(Arc)n(hitecture)g(Lev)n +(el)p 1630 5809 V 154 w(Execution)g(Mo)r(de)p 2450 5809 +V 203 w(Implemen)n(tation)p 3200 5809 V 878 5813 2324 +4 v 876 5912 4 100 v 1066 5882 a(Core)g(CPU)p 1630 5912 +V 230 w(User)g(and)g(Sup)r(ervisor)p 2450 5912 V 82 w(Mandatory)f(alw)n +(a)n(ys)p 3200 5912 V 878 5915 2324 4 v Black 1839 6065 +a(28)p Black eop +%%Page: 29 29 +29 28 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 +b(1000)e(INSTR)n(UCTION)i(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 27 330 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 196 w(Middle)i(Middle)g +(Middle)g(Middle)g(Middle)g(Middle)g(Middle)h(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +193 w(Righ)n(t)p Black -86 459 a Fc(l.or32)1200 b(Or)e(l.or32)p +99 806 3563 4 v 97 906 4 100 v 140 876 a Fg(31)581 b(24)p +927 906 V 82 w(23)248 b(20)p 1426 906 V 82 w(19)g(16)p +1924 906 V 82 w(15)g(12)p 2422 906 V 82 w(11)265 b(8)p +2913 906 V 100 w(7)581 b(0)p 3660 906 V 99 909 3563 4 +v 97 1009 4 100 v 292 979 a(op)r(co)r(de)27 b(0x2c)p +927 1009 V 409 w(A)p 1426 1009 V 438 w(B)p 1924 1009 +V 438 w(C)p 2422 1009 V 261 w(op)r(co)r(de)g(0x5)p 2913 +1009 V 266 w(reserv)n(ed)p 3660 1009 V 99 1012 3563 4 +v 97 1112 4 100 v 412 1082 a(8)h(bits)p 927 1112 V 460 +w(4)g(bits)p 1426 1112 V 295 w(4)f(bits)p 1924 1112 V +295 w(4)g(bits)p 2422 1112 V 291 w(4)g(bits)p 2913 1112 +V 416 w(8)h(bits)p 3660 1112 V 99 1115 3563 4 v -128 +1560 a Fb(F)-11 b(ormat:)p Black Black 171 1804 a Fa(l.or32)47 +b(rA,rB,rC)-128 2198 y Fb(Description:)p Black Black +171 2442 a Fa(The)g(contents)g(of)g(general)g(register)g(rB)f(are)h +(combined)g(with)g(the)g(contents)g(of)g(general)171 +2550 y(register)g(rC)g(in)g(a)g(bit-wise)g(logical)g(OR)f(operation.)94 +b(The)47 b(result)g(is)g(placed)g(into)171 2658 y(general)g(register)g +(rA.)-128 3052 y Fb(Op)t(eration:)p Black Black 171 3288 +a Fg(rA)28 b(<-)f(rB)g(OR)g(rC)-128 3682 y Fb(Notes:)p +Black Black 559 5832 a Fg(Class)g(1:)p 878 5710 2324 +4 v 876 5809 4 100 v 920 5779 a(Arc)n(hitecture)g(Lev)n(el)p +1630 5809 V 154 w(Execution)g(Mo)r(de)p 2450 5809 V 203 +w(Implemen)n(tation)p 3200 5809 V 878 5813 2324 4 v 876 +5912 4 100 v 1066 5882 a(Core)g(CPU)p 1630 5912 V 230 +w(User)g(and)g(Sup)r(ervisor)p 2450 5912 V 82 w(Mandatory)f(alw)n(a)n +(ys)p 3200 5912 V 878 5915 2324 4 v Black 1839 6065 a(29)p +Black eop +%%Page: 30 30 +30 29 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 +b(1000)e(INSTR)n(UCTION)i(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 68 330 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 236 w(Middle)i(Middle)h +(Middle)f(Middle)g(Middle)g(Middle)g(Middle)g(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +235 w(Righ)n(t)p Black -86 459 a Fc(l.xor32)858 b(Exclusiv)l(e)52 +b(Or)856 b(l.xor32)p 99 806 3563 4 v 97 906 4 100 v 140 +876 a Fg(31)581 b(24)p 927 906 V 82 w(23)248 b(20)p 1426 +906 V 82 w(19)g(16)p 1924 906 V 82 w(15)g(12)p 2422 906 +V 82 w(11)265 b(8)p 2913 906 V 100 w(7)581 b(0)p 3660 +906 V 99 909 3563 4 v 97 1009 4 100 v 292 979 a(op)r(co)r(de)27 +b(0x2c)p 927 1009 V 409 w(A)p 1426 1009 V 438 w(B)p 1924 +1009 V 438 w(C)p 2422 1009 V 261 w(op)r(co)r(de)g(0x6)p +2913 1009 V 266 w(reserv)n(ed)p 3660 1009 V 99 1012 3563 +4 v 97 1112 4 100 v 412 1082 a(8)h(bits)p 927 1112 V +460 w(4)g(bits)p 1426 1112 V 295 w(4)f(bits)p 1924 1112 +V 295 w(4)g(bits)p 2422 1112 V 291 w(4)g(bits)p 2913 +1112 V 416 w(8)h(bits)p 3660 1112 V 99 1115 3563 4 v +-128 1560 a Fb(F)-11 b(ormat:)p Black Black 171 1804 +a Fa(l.xor32)47 b(rA,rB,rC)-128 2198 y Fb(Description:)p +Black Black 171 2442 a Fa(The)g(contents)g(of)g(general)g(register)g +(rB)f(are)h(combined)g(with)g(the)g(contents)g(of)g(general)171 +2550 y(register)g(rC)g(in)g(a)g(bit-wise)g(logical)g(XOR)f(operation.) +94 b(The)47 b(result)g(is)g(placed)g(into)171 2658 y(general)g +(register)g(rA.)-128 3052 y Fb(Op)t(eration:)p Black +Black 171 3288 a Fg(rA)28 b(<-)f(rB)g(X)n(OR)g(rC)-128 +3682 y Fb(Notes:)p Black Black 559 5832 a Fg(Class)g(1:)p +878 5710 2324 4 v 876 5809 4 100 v 920 5779 a(Arc)n(hitecture)g(Lev)n +(el)p 1630 5809 V 154 w(Execution)g(Mo)r(de)p 2450 5809 +V 203 w(Implemen)n(tation)p 3200 5809 V 878 5813 2324 +4 v 876 5912 4 100 v 1066 5882 a(Core)g(CPU)p 1630 5912 +V 230 w(User)g(and)g(Sup)r(ervisor)p 2450 5912 V 82 w(Mandatory)f(alw)n +(a)n(ys)p 3200 5912 V 878 5915 2324 4 v Black 1839 6065 +a(30)p Black eop +%%Page: 31 31 +31 30 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 +b(1000)e(INSTR)n(UCTION)i(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 114 330 a Fd(Left)p Black 1 +TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +283 w(Middle)j(Middle)f(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g +(Middle)p Black 1 TeXcolorgray Black 1 TeXcolorgray Black +1 TeXcolorgray 282 w(Righ)n(t)p Black -86 459 a Fc(l.m)l(ul32s)743 +b(Multiply)54 b(Signed)744 b(l.m)l(ul32s)p 99 806 3563 +4 v 97 906 4 100 v 140 876 a Fg(31)581 b(24)p 927 906 +V 82 w(23)248 b(20)p 1426 906 V 82 w(19)g(16)p 1924 906 +V 82 w(15)g(12)p 2422 906 V 82 w(11)265 b(8)p 2913 906 +V 100 w(7)581 b(0)p 3660 906 V 99 909 3563 4 v 97 1009 +4 100 v 292 979 a(op)r(co)r(de)27 b(0x2c)p 927 1009 V +409 w(A)p 1426 1009 V 438 w(B)p 1924 1009 V 438 w(C)p +2422 1009 V 261 w(op)r(co)r(de)g(0x7)p 2913 1009 V 266 +w(reserv)n(ed)p 3660 1009 V 99 1012 3563 4 v 97 1112 +4 100 v 412 1082 a(8)h(bits)p 927 1112 V 460 w(4)g(bits)p +1426 1112 V 295 w(4)f(bits)p 1924 1112 V 295 w(4)g(bits)p +2422 1112 V 291 w(4)g(bits)p 2913 1112 V 416 w(8)h(bits)p +3660 1112 V 99 1115 3563 4 v -128 1560 a Fb(F)-11 b(ormat:)p +Black Black 171 1804 a Fa(l.mul32s)47 b(rA,rB,rC)-128 +2198 y Fb(Description:)p Black Black 171 2442 a Fa(The)g(contents)g(of) +g(general)g(register)g(rB)f(and)h(the)g(contents)g(of)g(general)g +(register)g(rC)171 2550 y(are)g(multiplied)g(and)g(the)g(result)g(is)g +(truncated)f(to)h(32)g(bits)g(and)g(placed)g(into)g(general)171 +2658 y(register)g(rA.)g(Both)g(operands)g(are)g(treated)f(as)h +(unsigned)g(integers.)-128 3052 y Fb(Op)t(eration:)p +Black Black 171 3288 a Fg(rA)28 b(<-)f(rB)g(*)g(rC)-128 +3682 y Fb(Notes:)p Black Black 607 5832 a Fg(Class)f(2:)p +926 5710 2229 4 v 924 5809 4 100 v 967 5779 a(Arc)n(hitecture)h(Lev)n +(el)p 1677 5809 V 154 w(Execution)h(Mo)r(de)p 2497 5809 +V 155 w(Implemen)n(tation)p 3152 5809 V 926 5813 2229 +4 v 924 5912 4 100 v 1114 5882 a(Core)e(CPU)p 1677 5912 +V 231 w(User)h(and)g(Sup)r(ervisor)p 2497 5912 V 104 +w(Recommended)p 3152 5912 V 926 5915 2229 4 v Black 1839 +6065 a(31)p Black eop +%%Page: 32 32 +32 31 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 +b(1000)e(INSTR)n(UCTION)i(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 127 330 a Fd(Left)p Black 1 +TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +295 w(Middle)j(Middle)f(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g +(Middle)p Black 1 TeXcolorgray Black 1 TeXcolorgray Black +1 TeXcolorgray 294 w(Righ)n(t)p Black -86 459 a Fc(l.m)l(ul32u)653 +b(Multiply)54 b(Unsigned)654 b(l.m)l(ul32u)p 99 806 3563 +4 v 97 906 4 100 v 140 876 a Fg(31)581 b(24)p 927 906 +V 82 w(23)248 b(20)p 1426 906 V 82 w(19)g(16)p 1924 906 +V 82 w(15)g(12)p 2422 906 V 82 w(11)265 b(8)p 2913 906 +V 100 w(7)581 b(0)p 3660 906 V 99 909 3563 4 v 97 1009 +4 100 v 292 979 a(op)r(co)r(de)27 b(0x2c)p 927 1009 V +409 w(A)p 1426 1009 V 438 w(B)p 1924 1009 V 438 w(C)p +2422 1009 V 261 w(op)r(co)r(de)g(0x8)p 2913 1009 V 266 +w(reserv)n(ed)p 3660 1009 V 99 1012 3563 4 v 97 1112 +4 100 v 412 1082 a(8)h(bits)p 927 1112 V 460 w(4)g(bits)p +1426 1112 V 295 w(4)f(bits)p 1924 1112 V 295 w(4)g(bits)p +2422 1112 V 291 w(4)g(bits)p 2913 1112 V 416 w(8)h(bits)p +3660 1112 V 99 1115 3563 4 v -128 1560 a Fb(F)-11 b(ormat:)p +Black Black 171 1804 a Fa(l.mul32u)47 b(rA,rB,rC)-128 +2198 y Fb(Description:)p Black Black 171 2442 a Fa(The)g(contents)g(of) +g(general)g(register)g(rB)f(and)h(the)g(contents)g(of)g(general)g +(register)g(rC)171 2550 y(are)g(multiplied)g(and)g(the)g(result)g(is)g +(truncated)f(to)h(32)g(bits)g(and)g(placed)g(into)g(general)171 +2658 y(register)g(rA.)g(Both)g(operands)g(are)g(treated)f(as)h +(unsigned)g(integers.)-128 3052 y Fb(Op)t(eration:)p +Black Black 171 3288 a Fg(rA)28 b(<-)f(rB)g(*)g(rC)-128 +3682 y Fb(Notes:)p Black Black 607 5832 a Fg(Class)f(2:)p +926 5710 2229 4 v 924 5809 4 100 v 967 5779 a(Arc)n(hitecture)h(Lev)n +(el)p 1677 5809 V 154 w(Execution)h(Mo)r(de)p 2497 5809 +V 155 w(Implemen)n(tation)p 3152 5809 V 926 5813 2229 +4 v 924 5912 4 100 v 1114 5882 a(Core)e(CPU)p 1677 5912 +V 231 w(User)h(and)g(Sup)r(ervisor)p 2497 5912 V 104 +w(Recommended)p 3152 5912 V 926 5915 2229 4 v Black 1839 +6065 a(32)p Black eop +%%Page: 33 33 +33 32 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 +b(1000)e(INSTR)n(UCTION)i(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 93 330 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 261 w(Middle)j(Middle)f +(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +260 w(Righ)n(t)p Black -86 459 a Fc(l.div32s)818 b(Divide)53 +b(Signed)817 b(l.div32s)p 99 806 3563 4 v 97 906 4 100 +v 140 876 a Fg(31)581 b(24)p 927 906 V 82 w(23)248 b(20)p +1426 906 V 82 w(19)g(16)p 1924 906 V 82 w(15)g(12)p 2422 +906 V 82 w(11)265 b(8)p 2913 906 V 100 w(7)581 b(0)p +3660 906 V 99 909 3563 4 v 97 1009 4 100 v 292 979 a(op)r(co)r(de)27 +b(0x2c)p 927 1009 V 409 w(A)p 1426 1009 V 438 w(B)p 1924 +1009 V 438 w(C)p 2422 1009 V 261 w(op)r(co)r(de)g(0x9)p +2913 1009 V 266 w(reserv)n(ed)p 3660 1009 V 99 1012 3563 +4 v 97 1112 4 100 v 412 1082 a(8)h(bits)p 927 1112 V +460 w(4)g(bits)p 1426 1112 V 295 w(4)f(bits)p 1924 1112 +V 295 w(4)g(bits)p 2422 1112 V 291 w(4)g(bits)p 2913 +1112 V 416 w(8)h(bits)p 3660 1112 V 99 1115 3563 4 v +-128 1560 a Fb(F)-11 b(ormat:)p Black Black 171 1804 +a Fa(l.div32s)47 b(rA,rB,rC)-128 2198 y Fb(Description:)p +Black Black 171 2442 a Fa(The)g(contents)g(of)g(general)g(register)g +(rB)f(are)h(divided)g(by)g(the)g(contents)g(of)g(general)171 +2550 y(register)g(rC)g(and)g(the)g(result)g(is)g(placed)f(into)h +(general)g(register)g(rA.)g(Both)g(operands)171 2658 +y(are)g(treated)g(as)g(signed)g(integers.)94 b(A)47 b(divisor)f(flag)h +(is)g(set)g(when)g(the)g(divisor)g(is)171 2766 y(zero.)-128 +3160 y Fb(Op)t(eration:)p Black Black 171 3396 a Fg(rA)28 +b(<-)f(rB)g(/)g(rC)-128 3790 y Fb(Notes:)p Black Black +607 5832 a Fg(Class)f(3:)p 926 5710 2229 4 v 924 5809 +4 100 v 967 5779 a(Arc)n(hitecture)h(Lev)n(el)p 1677 +5809 V 154 w(Execution)h(Mo)r(de)p 2497 5809 V 155 w(Implemen)n(tation) +p 3152 5809 V 926 5813 2229 4 v 924 5912 4 100 v 1114 +5882 a(Core)e(CPU)p 1677 5912 V 231 w(User)h(and)g(Sup)r(ervisor)p +2497 5912 V 208 w(Optional)p 3152 5912 V 926 5915 2229 +4 v Black 1839 6065 a(33)p Black eop +%%Page: 34 34 +34 33 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 +b(1000)e(INSTR)n(UCTION)i(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 105 330 a Fd(Left)p Black 1 +TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +274 w(Middle)j(Middle)f(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g +(Middle)p Black 1 TeXcolorgray Black 1 TeXcolorgray Black +1 TeXcolorgray 272 w(Righ)n(t)p Black -86 459 a Fc(l.div32u)728 +b(Divide)53 b(Unsigned)727 b(l.div32u)p 99 806 3563 4 +v 97 906 4 100 v 140 876 a Fg(31)581 b(24)p 927 906 V +82 w(23)248 b(20)p 1426 906 V 82 w(19)g(16)p 1924 906 +V 82 w(15)g(12)p 2422 906 V 82 w(11)265 b(8)p 2913 906 +V 100 w(7)581 b(0)p 3660 906 V 99 909 3563 4 v 97 1009 +4 100 v 292 979 a(op)r(co)r(de)27 b(0x2c)p 927 1009 V +409 w(A)p 1426 1009 V 438 w(B)p 1924 1009 V 438 w(C)p +2422 1009 V 261 w(op)r(co)r(de)g(0xa)p 2913 1009 V 266 +w(reserv)n(ed)p 3660 1009 V 99 1012 3563 4 v 97 1112 +4 100 v 412 1082 a(8)h(bits)p 927 1112 V 460 w(4)g(bits)p +1426 1112 V 295 w(4)f(bits)p 1924 1112 V 295 w(4)g(bits)p +2422 1112 V 291 w(4)g(bits)p 2913 1112 V 416 w(8)h(bits)p +3660 1112 V 99 1115 3563 4 v -128 1560 a Fb(F)-11 b(ormat:)p +Black Black 171 1804 a Fa(l.div32u)47 b(rA,rB,rC)-128 +2198 y Fb(Description:)p Black Black 171 2442 a Fa(The)g(contents)g(of) +g(general)g(register)g(rB)f(are)h(divided)g(by)g(the)g(contents)g(of)g +(general)171 2550 y(register)g(rC)g(and)g(the)g(result)g(is)g(placed)f +(into)h(general)g(register)g(rA.)g(Both)g(operands)171 +2658 y(are)g(treated)g(as)g(unsigned)g(integers.)94 b(A)46 +b(divisor)h(flag)g(is)g(set)g(when)g(the)g(divisor)171 +2766 y(is)g(zero.)-128 3160 y Fb(Op)t(eration:)p Black +Black 171 3396 a Fg(rA)28 b(<-)f(rB)g(/)g(rC)-128 3790 +y Fb(Notes:)p Black Black 607 5832 a Fg(Class)f(3:)p +926 5710 2229 4 v 924 5809 4 100 v 967 5779 a(Arc)n(hitecture)h(Lev)n +(el)p 1677 5809 V 154 w(Execution)h(Mo)r(de)p 2497 5809 +V 155 w(Implemen)n(tation)p 3152 5809 V 926 5813 2229 +4 v 924 5912 4 100 v 1114 5882 a(Core)e(CPU)p 1677 5912 +V 231 w(User)h(and)g(Sup)r(ervisor)p 2497 5912 V 208 +w(Optional)p 3152 5912 V 926 5915 2229 4 v Black 1839 +6065 a(34)p Black eop +%%Page: 35 35 +35 34 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 +b(1000)e(INSTR)n(UCTION)i(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 30 330 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 199 w(Middle)i(Middle)h +(Middle)f(Middle)g(Middle)g(Middle)g(Middle)g(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +197 w(Righ)n(t)p Black -86 459 a Fc(l.dcbf)475 b(Data)52 +b(Cac)l(he)f(Blo)t(c)l(k)i(Flush)462 b(l.dcbf)p 182 806 +3397 4 v 180 906 4 100 v 223 876 a Fg(31)581 b(24)p 1010 +906 V 82 w(23)248 b(20)p 1509 906 V 82 w(19)580 b(12)p +2339 906 V 82 w(11)265 b(8)p 2830 906 V 100 w(7)581 b(0)p +3577 906 V 182 909 3397 4 v 180 1009 4 100 v 372 979 +a(op)r(co)r(de)28 b(0x30)p 1010 1009 V 406 w(A)p 1509 +1009 V 618 w(I)p 2339 1009 V 442 w(op)r(co)r(de)f(0x0)p +2830 1009 V 399 w(I)p 3577 1009 V 182 1012 3397 4 v 180 +1112 4 100 v 495 1082 a(8)h(bits)p 1010 1112 V 460 w(4)g(bits)p +1509 1112 V 461 w(8)f(bits)p 2339 1112 V 457 w(4)g(bits)p +2830 1112 V 416 w(8)h(bits)p 3577 1112 V 182 1115 3397 +4 v -128 1560 a Fb(F)-11 b(ormat:)p Black Black 171 1804 +a Fa(l.dcbf)47 b(J\(rA\))-128 2198 y Fb(Description:)p +Black Black 171 2442 a Fa(TBD)-128 2837 y Fb(Op)t(eration:)p +Black Black -128 3467 a(Notes:)p Black Black 397 5832 +a Fg(Class)27 b(5:)p 717 5710 2647 4 v 715 5809 4 100 +v 779 5779 a(Arc)n(hitecture)g(Lev)n(el)p 1510 5809 V +103 w(Execution)h(Mo)r(de)p 2187 5809 V 343 w(Implemen)n(tation)p +3362 5809 V 717 5813 2647 4 v 715 5912 4 100 v 758 5882 +a(Cac)n(he)f(Managemen)n(t)p 1510 5912 V 95 w(Sup)r(ervisor)g(only)p +2187 5912 V 96 w(Mandatory)f(if)i(cac)n(he)f(supp)r(orted)p +3362 5912 V 717 5915 2647 4 v Black 1839 6065 a(35)p +Black eop +%%Page: 36 36 +36 35 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 +b(1000)e(INSTR)n(UCTION)i(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 30 330 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 199 w(Middle)i(Middle)g +(Middle)g(Middle)g(Middle)h(Middle)f(Middle)g(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +197 w(Righ)n(t)p Black -86 459 a Fc(l.dcbt)444 b(Data)52 +b(Cac)l(he)f(Blo)t(c)l(k)i(T)-13 b(ouc)l(h)442 b(l.dcbt)p +182 806 3397 4 v 180 906 4 100 v 223 876 a Fg(31)581 +b(24)p 1010 906 V 82 w(23)248 b(20)p 1509 906 V 82 w(19)580 +b(12)p 2339 906 V 82 w(11)265 b(8)p 2830 906 V 100 w(7)581 +b(0)p 3577 906 V 182 909 3397 4 v 180 1009 4 100 v 372 +979 a(op)r(co)r(de)28 b(0x30)p 1010 1009 V 406 w(A)p +1509 1009 V 618 w(I)p 2339 1009 V 442 w(op)r(co)r(de)f(0x1)p +2830 1009 V 399 w(I)p 3577 1009 V 182 1012 3397 4 v 180 +1112 4 100 v 495 1082 a(8)h(bits)p 1010 1112 V 460 w(4)g(bits)p +1509 1112 V 461 w(8)f(bits)p 2339 1112 V 457 w(4)g(bits)p +2830 1112 V 416 w(8)h(bits)p 3577 1112 V 182 1115 3397 +4 v -128 1560 a Fb(F)-11 b(ormat:)p Black Black 171 1804 +a Fa(l.dcbt)47 b(J\(rA\))-128 2198 y Fb(Description:)p +Black Black 171 2442 a Fa(TBD)-128 2837 y Fb(Op)t(eration:)p +Black Black -128 3467 a(Notes:)p Black Black 397 5832 +a Fg(Class)27 b(5:)p 717 5710 2647 4 v 715 5809 4 100 +v 779 5779 a(Arc)n(hitecture)g(Lev)n(el)p 1510 5809 V +103 w(Execution)h(Mo)r(de)p 2187 5809 V 343 w(Implemen)n(tation)p +3362 5809 V 717 5813 2647 4 v 715 5912 4 100 v 758 5882 +a(Cac)n(he)f(Managemen)n(t)p 1510 5912 V 95 w(Sup)r(ervisor)g(only)p +2187 5912 V 96 w(Mandatory)f(if)i(cac)n(he)f(supp)r(orted)p +3362 5912 V 717 5915 2647 4 v Black 1839 6065 a(36)p +Black eop +%%Page: 37 37 +37 36 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 +b(1000)e(INSTR)n(UCTION)i(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 21 330 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 191 w(Middle)i(Middle)g +(Middle)g(Middle)g(Middle)g(Middle)h(Middle)f(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +188 w(Righ)n(t)p Black -86 459 a Fc(l.dcbi)315 b(Data)52 +b(Cac)l(he)f(Blo)t(c)l(k)i(In)l(v)-9 b(alidate)315 b(l.dcbi)p +182 806 3397 4 v 180 906 4 100 v 223 876 a Fg(31)581 +b(24)p 1010 906 V 82 w(23)248 b(20)p 1509 906 V 82 w(19)580 +b(12)p 2339 906 V 82 w(11)265 b(8)p 2830 906 V 100 w(7)581 +b(0)p 3577 906 V 182 909 3397 4 v 180 1009 4 100 v 372 +979 a(op)r(co)r(de)28 b(0x30)p 1010 1009 V 406 w(A)p +1509 1009 V 618 w(I)p 2339 1009 V 442 w(op)r(co)r(de)f(0x2)p +2830 1009 V 399 w(I)p 3577 1009 V 182 1012 3397 4 v 180 +1112 4 100 v 495 1082 a(8)h(bits)p 1010 1112 V 460 w(4)g(bits)p +1509 1112 V 461 w(8)f(bits)p 2339 1112 V 457 w(4)g(bits)p +2830 1112 V 416 w(8)h(bits)p 3577 1112 V 182 1115 3397 +4 v -128 1560 a Fb(F)-11 b(ormat:)p Black Black 171 1804 +a Fa(l.dcbi)47 b(J\(rA\))-128 2198 y Fb(Description:)p +Black Black 171 2442 a Fa(TBD)-128 2837 y Fb(Op)t(eration:)p +Black Black -128 3467 a(Notes:)p Black Black 397 5832 +a Fg(Class)27 b(5:)p 717 5710 2647 4 v 715 5809 4 100 +v 779 5779 a(Arc)n(hitecture)g(Lev)n(el)p 1510 5809 V +103 w(Execution)h(Mo)r(de)p 2187 5809 V 343 w(Implemen)n(tation)p +3362 5809 V 717 5813 2647 4 v 715 5912 4 100 v 758 5882 +a(Cac)n(he)f(Managemen)n(t)p 1510 5912 V 95 w(Sup)r(ervisor)g(only)p +2187 5912 V 96 w(Mandatory)f(if)i(cac)n(he)f(supp)r(orted)p +3362 5912 V 717 5915 2647 4 v Black 1839 6065 a(37)p +Black eop +%%Page: 38 38 +38 37 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 +b(1000)e(INSTR)n(UCTION)i(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 17 330 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 186 w(Middle)i(Middle)g +(Middle)h(Middle)f(Middle)g(Middle)g(Middle)g(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +184 w(Righ)n(t)p Black -86 459 a Fc(l.dcia)404 b(Data)52 +b(Cac)l(he)g(In)l(v)-9 b(alidate)54 b(All)403 b(l.dcia)p +182 806 3397 4 v 180 906 4 100 v 223 876 a Fg(31)581 +b(24)p 1010 906 V 82 w(23)248 b(20)p 1509 906 V 82 w(19)580 +b(12)p 2339 906 V 82 w(11)265 b(8)p 2830 906 V 100 w(7)581 +b(0)p 3577 906 V 182 909 3397 4 v 180 1009 4 100 v 372 +979 a(op)r(co)r(de)28 b(0x30)p 1010 1009 V 406 w(A)p +1509 1009 V 485 w(reserv)n(ed)p 2339 1009 V 307 w(op)r(co)r(de)f(0x3)p +2830 1009 V 266 w(reserv)n(ed)p 3577 1009 V 182 1012 +3397 4 v 180 1112 4 100 v 495 1082 a(8)h(bits)p 1010 +1112 V 460 w(4)g(bits)p 1509 1112 V 461 w(8)f(bits)p +2339 1112 V 457 w(4)g(bits)p 2830 1112 V 416 w(8)h(bits)p +3577 1112 V 182 1115 3397 4 v -128 1560 a Fb(F)-11 b(ormat:)p +Black Black 171 1804 a Fa(l.dcia)-128 2198 y Fb(Description:)p +Black Black 171 2442 a Fa(TBD)-128 2837 y Fb(Op)t(eration:)p +Black Black -128 3467 a(Notes:)p Black Black 397 5832 +a Fg(Class)27 b(5:)p 717 5710 2647 4 v 715 5809 4 100 +v 779 5779 a(Arc)n(hitecture)g(Lev)n(el)p 1510 5809 V +103 w(Execution)h(Mo)r(de)p 2187 5809 V 343 w(Implemen)n(tation)p +3362 5809 V 717 5813 2647 4 v 715 5912 4 100 v 758 5882 +a(Cac)n(he)f(Managemen)n(t)p 1510 5912 V 95 w(Sup)r(ervisor)g(only)p +2187 5912 V 96 w(Mandatory)f(if)i(cac)n(he)f(supp)r(orted)p +3362 5912 V 717 5915 2647 4 v Black 1839 6065 a(38)p +Black eop +%%Page: 39 39 +39 38 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 +b(1000)e(INSTR)n(UCTION)i(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 19 330 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 188 w(Middle)j(Middle)f +(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +186 w(Righ)n(t)p Black -86 459 a Fc(l.dcfa)551 b(Data)52 +b(Cac)l(he)g(Flush)g(All)552 b(l.dcfa)p 182 806 3397 +4 v 180 906 4 100 v 223 876 a Fg(31)581 b(24)p 1010 906 +V 82 w(23)248 b(20)p 1509 906 V 82 w(19)580 b(12)p 2339 +906 V 82 w(11)265 b(8)p 2830 906 V 100 w(7)581 b(0)p +3577 906 V 182 909 3397 4 v 180 1009 4 100 v 372 979 +a(op)r(co)r(de)28 b(0x30)p 1010 1009 V 406 w(A)p 1509 +1009 V 485 w(reserv)n(ed)p 2339 1009 V 307 w(op)r(co)r(de)f(0x4)p +2830 1009 V 266 w(reserv)n(ed)p 3577 1009 V 182 1012 +3397 4 v 180 1112 4 100 v 495 1082 a(8)h(bits)p 1010 +1112 V 460 w(4)g(bits)p 1509 1112 V 461 w(8)f(bits)p +2339 1112 V 457 w(4)g(bits)p 2830 1112 V 416 w(8)h(bits)p +3577 1112 V 182 1115 3397 4 v -128 1560 a Fb(F)-11 b(ormat:)p +Black Black 171 1804 a Fa(l.dcfa)-128 2198 y Fb(Description:)p +Black Black 171 2442 a Fa(TBD)-128 2837 y Fb(Op)t(eration:)p +Black Black -128 3467 a(Notes:)p Black Black 397 5832 +a Fg(Class)27 b(5:)p 717 5710 2647 4 v 715 5809 4 100 +v 779 5779 a(Arc)n(hitecture)g(Lev)n(el)p 1510 5809 V +103 w(Execution)h(Mo)r(de)p 2187 5809 V 343 w(Implemen)n(tation)p +3362 5809 V 717 5813 2647 4 v 715 5912 4 100 v 758 5882 +a(Cac)n(he)f(Managemen)n(t)p 1510 5912 V 95 w(Sup)r(ervisor)g(only)p +2187 5912 V 96 w(Mandatory)f(if)i(cac)n(he)f(supp)r(orted)p +3362 5912 V 717 5915 2647 4 v Black 1839 6065 a(39)p +Black eop +%%Page: 40 40 +40 39 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 +b(1000)e(INSTR)n(UCTION)i(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 34 330 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 204 w(Middle)i(Middle)g +(Middle)g(Middle)g(Middle)g(Middle)g(Middle)h(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +201 w(Righ)n(t)p Black -86 459 a Fc(l.tlbia)648 b(TLB)51 +b(In)l(v)-9 b(alidate)54 b(All)646 b(l.tlbia)p 182 806 +3397 4 v 180 906 4 100 v 223 876 a Fg(31)581 b(24)p 1010 +906 V 82 w(23)248 b(20)p 1509 906 V 82 w(19)580 b(12)p +2339 906 V 82 w(11)265 b(8)p 2830 906 V 100 w(7)581 b(0)p +3577 906 V 182 909 3397 4 v 180 1009 4 100 v 372 979 +a(op)r(co)r(de)28 b(0x30)p 1010 1009 V 406 w(A)p 1509 +1009 V 485 w(reserv)n(ed)p 2339 1009 V 307 w(op)r(co)r(de)f(0x5)p +2830 1009 V 266 w(reserv)n(ed)p 3577 1009 V 182 1012 +3397 4 v 180 1112 4 100 v 495 1082 a(8)h(bits)p 1010 +1112 V 460 w(4)g(bits)p 1509 1112 V 461 w(8)f(bits)p +2339 1112 V 457 w(4)g(bits)p 2830 1112 V 416 w(8)h(bits)p +3577 1112 V 182 1115 3397 4 v -128 1560 a Fb(F)-11 b(ormat:)p +Black Black 171 1804 a Fa(l.tlbia)-128 2198 y Fb(Description:)p +Black Black 171 2442 a Fa(TBD)-128 2837 y Fb(Op)t(eration:)p +Black Black -128 3467 a(Notes:)p Black Black 409 5832 +a Fg(Class)27 b(6:)p 728 5710 2623 4 v 726 5809 4 100 +v 770 5779 a(Arc)n(hitecture)g(Lev)n(el)p 1480 5809 V +82 w(Execution)h(Mo)r(de)p 2157 5809 V 352 w(Implemen)n(tation)p +3350 5809 V 728 5813 2623 4 v 726 5912 4 100 v 811 5882 +a(Virtual)f(Memory)p 1480 5912 V 137 w(Sup)r(ervisor)f(only)p +2157 5912 V 97 w(Mandatory)g(if)i(MMU)g(supp)r(orted)p +3350 5912 V 728 5915 2623 4 v Black 1839 6065 a(40)p +Black eop +%%Page: 41 41 +41 40 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 +b(1000)e(INSTR)n(UCTION)i(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 34 330 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 202 w(Middle)j(Middle)f +(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +201 w(Righ)n(t)p Black -86 459 a Fc(l.m)l(tsr)421 b(Mo)l(v)l(e)51 +b(T)-13 b(o)52 b(Sp)t(ecial)i(Register)423 b(l.m)l(tsr)p +182 806 3397 4 v 180 906 4 100 v 223 876 a Fg(31)581 +b(24)p 1010 906 V 82 w(23)248 b(20)p 1509 906 V 82 w(19)580 +b(12)p 2339 906 V 82 w(11)265 b(8)p 2830 906 V 100 w(7)581 +b(0)p 3577 906 V 182 909 3397 4 v 180 1009 4 100 v 372 +979 a(op)r(co)r(de)28 b(0x30)p 1010 1009 V 406 w(A)p +1509 1009 V 610 w(S)p 2339 1009 V 434 w(op)r(co)r(de)f(0x6)p +2830 1009 V 391 w(S)p 3577 1009 V 182 1012 3397 4 v 180 +1112 4 100 v 495 1082 a(8)h(bits)p 1010 1112 V 460 w(4)g(bits)p +1509 1112 V 461 w(8)f(bits)p 2339 1112 V 457 w(4)g(bits)p +2830 1112 V 416 w(8)h(bits)p 3577 1112 V 182 1115 3397 +4 v -128 1560 a Fb(F)-11 b(ormat:)p Black Black 171 1804 +a Fa(l.mtsr)47 b(rS,rA)-128 2198 y Fb(Description:)p +Black Black 171 2442 a Fa(The)g(contents)g(of)g(general)g(register)g +(rA)f(are)h(moved)g(into)g(special)g(register)g(rS.)-128 +2837 y Fb(Op)t(eration:)p Black Black 171 3072 a Fg(rS)28 +b(<-)e(rA)-128 3467 y Fb(Notes:)p Black Black 589 5832 +a Fg(Class)g(4:)p 908 5710 2265 4 v 906 5809 4 100 v +991 5779 a(Arc)n(hitecture)h(Lev)n(el)p 1744 5809 V 125 +w(Execution)h(Mo)r(de)p 2420 5809 V 130 w(Implemen)n(tation)p +3170 5809 V 908 5813 2265 4 v 906 5912 4 100 v 949 5882 +a(System)g(Managemen)n(t)p 1744 5912 V 96 w(Sup)r(ervisor)e(only)p +2420 5912 V 96 w(Mandatory)g(alw)n(a)n(ys)p 3170 5912 +V 908 5915 2265 4 v Black 1839 6065 a(41)p Black eop +%%Page: 42 42 +42 41 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 +b(1000)e(INSTR)n(UCTION)i(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 29 330 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 199 w(Middle)i(Middle)g +(Middle)g(Middle)g(Middle)g(Middle)h(Middle)f(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +196 w(Righ)n(t)p Black -86 459 a Fc(l.mfsr)331 b(Mo)l(v)l(e)51 +b(F)-13 b(rom)52 b(Sp)t(ecial)i(Register)332 b(l.mfsr)p +182 806 3397 4 v 180 906 4 100 v 223 876 a Fg(31)581 +b(24)p 1010 906 V 82 w(23)248 b(20)p 1509 906 V 82 w(19)580 +b(12)p 2339 906 V 82 w(11)265 b(8)p 2830 906 V 100 w(7)581 +b(0)p 3577 906 V 182 909 3397 4 v 180 1009 4 100 v 372 +979 a(op)r(co)r(de)28 b(0x30)p 1010 1009 V 406 w(A)p +1509 1009 V 610 w(S)p 2339 1009 V 434 w(op)r(co)r(de)f(0x7)p +2830 1009 V 391 w(S)p 3577 1009 V 182 1012 3397 4 v 180 +1112 4 100 v 495 1082 a(8)h(bits)p 1010 1112 V 460 w(4)g(bits)p +1509 1112 V 461 w(8)f(bits)p 2339 1112 V 457 w(4)g(bits)p +2830 1112 V 416 w(8)h(bits)p 3577 1112 V 182 1115 3397 +4 v -128 1560 a Fb(F)-11 b(ormat:)p Black Black 171 1804 +a Fa(l.mfsr)47 b(rA,rS)-128 2198 y Fb(Description:)p +Black Black 171 2442 a Fa(The)g(contents)g(of)g(special)g(register)g +(rS)f(are)h(moved)g(into)g(general)g(register)g(rA.)-128 +2837 y Fb(Op)t(eration:)p Black Black 171 3072 a Fg(rA)28 +b(<-)f(rS)-128 3467 y Fb(Notes:)p Black Black 589 5832 +a Fg(Class)f(4:)p 908 5710 2265 4 v 906 5809 4 100 v +991 5779 a(Arc)n(hitecture)h(Lev)n(el)p 1744 5809 V 125 +w(Execution)h(Mo)r(de)p 2420 5809 V 130 w(Implemen)n(tation)p +3170 5809 V 908 5813 2265 4 v 906 5912 4 100 v 949 5882 +a(System)g(Managemen)n(t)p 1744 5912 V 96 w(Sup)r(ervisor)e(only)p +2420 5912 V 96 w(Mandatory)g(alw)n(a)n(ys)p 3170 5912 +V 908 5915 2265 4 v Black 1839 6065 a(42)p Black eop +%%Page: 43 43 +43 42 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 +b(1000)e(INSTR)n(UCTION)i(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 108 330 a Fd(Left)p Black 1 +TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +278 w(Middle)i(Middle)g(Middle)g(Middle)h(Middle)f(Middle)g(Middle)g +(Middle)p Black 1 TeXcolorgray Black 1 TeXcolorgray Black +1 TeXcolorgray 275 w(Righ)n(t)p Black -86 459 a Fc(h.sfeq32)715 +b(Set)52 b(Flag)h(if)g(Equal)714 b(h.sfeq32)p 1071 806 +1619 4 v 1069 906 4 100 v 1112 876 a Fg(15)581 b(8)p +1858 906 V 82 w(7)249 b(4)p 2273 906 V 82 w(3)g(0)p 2688 +906 V 1071 909 1619 4 v 1069 1009 4 100 v 1240 979 a(op)r(co)r(de)28 +b(0x40)p 1858 1009 V 344 w(A)p 2273 1009 V 355 w(B)p +2688 1009 V 1071 1012 1619 4 v 1069 1112 4 100 v 1364 +1082 a(8)f(bits)p 1858 1112 V 398 w(4)h(bits)p 2273 1112 +V 212 w(4)f(bits)p 2688 1112 V 1071 1115 1619 4 v -128 +1560 a Fb(F)-11 b(ormat:)p Black Black 171 1804 a Fa(h.sfeq32)47 +b(rA,rB)-128 2198 y Fb(Description:)p Black Black 171 +2442 a Fa(The)g(contents)g(of)g(general)g(register)g(rA)f(and)h(the)g +(contents)g(of)g(general)g(register)g(rB)171 2550 y(are)g(compared.)94 +b(If)47 b(the)g(two)g(registers)f(are)h(equal,)g(then)g(the)g(compare)g +(flag)g(is)g(set;)171 2658 y(otherwise)g(the)g(compare)g(flag)g(is)g +(cleared.)-128 3052 y Fb(Op)t(eration:)p Black Black +171 3288 a Fg(\035ag)27 b(<-)g(rA)g(==)g(rB)-128 3682 +y Fb(Notes:)p Black Black 559 5832 a Fg(Class)g(1:)p +878 5710 2324 4 v 876 5809 4 100 v 920 5779 a(Arc)n(hitecture)g(Lev)n +(el)p 1630 5809 V 154 w(Execution)g(Mo)r(de)p 2450 5809 +V 203 w(Implemen)n(tation)p 3200 5809 V 878 5813 2324 +4 v 876 5912 4 100 v 1066 5882 a(Core)g(CPU)p 1630 5912 +V 230 w(User)g(and)g(Sup)r(ervisor)p 2450 5912 V 82 w(Mandatory)f(alw)n +(a)n(ys)p 3200 5912 V 878 5915 2324 4 v Black 1839 6065 +a(43)p Black eop +%%Page: 44 44 +44 43 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 +b(1000)e(INSTR)n(UCTION)i(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 111 330 a Fd(Left)p Black 1 +TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +279 w(Middle)i(Middle)h(Middle)f(Middle)g(Middle)g(Middle)g(Middle)g +(Middle)p Black 1 TeXcolorgray Black 1 TeXcolorgray Black +1 TeXcolorgray 278 w(Righ)n(t)p Black -86 459 a Fc(h.sfne32)560 +b(Set)52 b(Flag)h(if)g(Not)f(Equal)560 b(h.sfne32)p 1071 +806 1619 4 v 1069 906 4 100 v 1112 876 a Fg(15)581 b(8)p +1858 906 V 82 w(7)249 b(4)p 2273 906 V 82 w(3)g(0)p 2688 +906 V 1071 909 1619 4 v 1069 1009 4 100 v 1240 979 a(op)r(co)r(de)28 +b(0x41)p 1858 1009 V 344 w(A)p 2273 1009 V 355 w(B)p +2688 1009 V 1071 1012 1619 4 v 1069 1112 4 100 v 1364 +1082 a(8)f(bits)p 1858 1112 V 398 w(4)h(bits)p 2273 1112 +V 212 w(4)f(bits)p 2688 1112 V 1071 1115 1619 4 v -128 +1560 a Fb(F)-11 b(ormat:)p Black Black 171 1804 a Fa(h.sfne32)47 +b(rA,rB)-128 2198 y Fb(Description:)p Black Black 171 +2442 a Fa(The)g(contents)g(of)g(general)g(register)g(rA)f(and)h(the)g +(contents)g(of)g(general)g(register)g(rB)171 2550 y(are)g(compared.)94 +b(If)47 b(the)g(two)g(registers)f(are)h(not)g(equal,)g(then)g(the)g +(compare)g(flag)g(is)171 2658 y(set;)g(otherwise)g(the)g(compare)g +(flag)g(is)g(cleared.)-128 3052 y Fb(Op)t(eration:)p +Black Black 171 3288 a Fg(\035ag)27 b(<-)g(rA)g(!=)h(rB)-128 +3682 y Fb(Notes:)p Black Black 559 5832 a Fg(Class)f(1:)p +878 5710 2324 4 v 876 5809 4 100 v 920 5779 a(Arc)n(hitecture)g(Lev)n +(el)p 1630 5809 V 154 w(Execution)g(Mo)r(de)p 2450 5809 +V 203 w(Implemen)n(tation)p 3200 5809 V 878 5813 2324 +4 v 876 5912 4 100 v 1066 5882 a(Core)g(CPU)p 1630 5912 +V 230 w(User)g(and)g(Sup)r(ervisor)p 2450 5912 V 82 w(Mandatory)f(alw)n +(a)n(ys)p 3200 5912 V 878 5915 2324 4 v Black 1839 6065 +a(44)p Black eop +%%Page: 45 45 +45 44 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 +b(1000)e(INSTR)n(UCTION)i(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 132 330 a Fd(Left)p Black 1 +TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +301 w(Middle)i(Middle)g(Middle)g(Middle)g(Middle)g(Middle)h(Middle)f +(Middle)p Black 1 TeXcolorgray Black 1 TeXcolorgray Black +1 TeXcolorgray 298 w(Righ)n(t)p Black -86 459 a Fc(h.sfgt32s)194 +b(Set)52 b(Flag)h(if)g(Greater)g(Than)f(Signed)193 b(h.sfgt32s)p +1071 806 1619 4 v 1069 906 4 100 v 1112 876 a Fg(15)581 +b(8)p 1858 906 V 82 w(7)249 b(4)p 2273 906 V 82 w(3)g(0)p +2688 906 V 1071 909 1619 4 v 1069 1009 4 100 v 1240 979 +a(op)r(co)r(de)28 b(0x42)p 1858 1009 V 344 w(A)p 2273 +1009 V 355 w(B)p 2688 1009 V 1071 1012 1619 4 v 1069 +1112 4 100 v 1364 1082 a(8)f(bits)p 1858 1112 V 398 w(4)h(bits)p +2273 1112 V 212 w(4)f(bits)p 2688 1112 V 1071 1115 1619 +4 v -128 1560 a Fb(F)-11 b(ormat:)p Black Black 171 1804 +a Fa(h.sfgt32s)47 b(rA,rB)-128 2198 y Fb(Description:)p +Black Black 171 2442 a Fa(The)g(contents)g(of)g(general)g(register)g +(rA)f(and)h(the)g(contents)g(of)g(general)g(register)g(rB)171 +2550 y(are)g(compared)g(as)g(signed)g(integers.)94 b(If)46 +b(the)h(contents)g(of)g(the)g(first)g(register)g(are)171 +2658 y(greater)g(than)g(the)g(contents)g(of)g(the)g(second)f(register,) +h(then)g(the)g(compare)g(flag)g(is)171 2766 y(set;)g(otherwise)g(the)g +(compare)g(flag)g(is)g(cleared.)-128 3160 y Fb(Op)t(eration:)p +Black Black 171 3396 a Fg(\035ag)27 b(<-)g(rA)g(>)h(rB)-128 +3790 y Fb(Notes:)p Black Black 559 5832 a Fg(Class)f(1:)p +878 5710 2324 4 v 876 5809 4 100 v 920 5779 a(Arc)n(hitecture)g(Lev)n +(el)p 1630 5809 V 154 w(Execution)g(Mo)r(de)p 2450 5809 +V 203 w(Implemen)n(tation)p 3200 5809 V 878 5813 2324 +4 v 876 5912 4 100 v 1066 5882 a(Core)g(CPU)p 1630 5912 +V 230 w(User)g(and)g(Sup)r(ervisor)p 2450 5912 V 82 w(Mandatory)f(alw)n +(a)n(ys)p 3200 5912 V 878 5915 2324 4 v Black 1839 6065 +a(45)p Black eop +%%Page: 46 46 +46 45 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 +b(1000)e(INSTR)n(UCTION)i(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 137 330 a Fd(Left)p Black 1 +TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +513 w(Middle)i(Middle)g(Middle)h(Middle)f(Middle)g(Middle)g(Middle)g +(Middle)p Black 1 TeXcolorgray Black 1 TeXcolorgray Black +1 TeXcolorgray 511 w(Righ)n(t)p Black -86 459 a Fc(h.sfge32s)85 +b(Set)52 b(Flag)h(if)g(Greater)g(or)g(Equal)f(Than)f(Signed)85 +b(h.sfge32s)p 1071 806 1619 4 v 1069 906 4 100 v 1112 +876 a Fg(15)581 b(8)p 1858 906 V 82 w(7)249 b(4)p 2273 +906 V 82 w(3)g(0)p 2688 906 V 1071 909 1619 4 v 1069 +1009 4 100 v 1240 979 a(op)r(co)r(de)28 b(0x43)p 1858 +1009 V 344 w(A)p 2273 1009 V 355 w(B)p 2688 1009 V 1071 +1012 1619 4 v 1069 1112 4 100 v 1364 1082 a(8)f(bits)p +1858 1112 V 398 w(4)h(bits)p 2273 1112 V 212 w(4)f(bits)p +2688 1112 V 1071 1115 1619 4 v -128 1560 a Fb(F)-11 b(ormat:)p +Black Black 171 1804 a Fa(h.sfge32s)47 b(rA,rB)-128 2198 +y Fb(Description:)p Black Black 171 2442 a Fa(The)g(contents)g(of)g +(general)g(register)g(rA)f(and)h(the)g(contents)g(of)g(general)g +(register)g(rB)171 2550 y(are)g(compared)g(as)g(signed)g(integers.)94 +b(If)46 b(the)h(contents)g(of)g(the)g(first)g(register)g(are)171 +2658 y(greater)g(or)g(equal)g(than)g(the)g(contents)g(of)f(the)h +(second)g(register,)g(then)g(the)g(compare)171 2766 y(flag)g(is)g(set;) +g(otherwise)g(the)g(compare)g(flag)f(is)h(cleared.)-128 +3160 y Fb(Op)t(eration:)p Black Black 171 3396 a Fg(\035ag)27 +b(<-)g(rA)g(>=)g(rB)-128 3790 y Fb(Notes:)p Black Black +559 5832 a Fg(Class)g(1:)p 878 5710 2324 4 v 876 5809 +4 100 v 920 5779 a(Arc)n(hitecture)g(Lev)n(el)p 1630 +5809 V 154 w(Execution)g(Mo)r(de)p 2450 5809 V 203 w(Implemen)n(tation) +p 3200 5809 V 878 5813 2324 4 v 876 5912 4 100 v 1066 +5882 a(Core)g(CPU)p 1630 5912 V 230 w(User)g(and)g(Sup)r(ervisor)p +2450 5912 V 82 w(Mandatory)f(alw)n(a)n(ys)p 3200 5912 +V 878 5915 2324 4 v Black 1839 6065 a(46)p Black eop +%%Page: 47 47 +47 46 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 +b(1000)e(INSTR)n(UCTION)i(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 112 330 a Fd(Left)p Black 1 +TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +282 w(Middle)i(Middle)g(Middle)g(Middle)h(Middle)f(Middle)g(Middle)g +(Middle)p Black 1 TeXcolorgray Black 1 TeXcolorgray Black +1 TeXcolorgray 279 w(Righ)n(t)p Black -86 459 a Fc(h.s\035t32s)313 +b(Set)51 b(Flag)j(if)f(Less)f(Than)f(Signed)313 b(h.s\035t32s)p +1071 806 1619 4 v 1069 906 4 100 v 1112 876 a Fg(15)581 +b(8)p 1858 906 V 82 w(7)249 b(4)p 2273 906 V 82 w(3)g(0)p +2688 906 V 1071 909 1619 4 v 1069 1009 4 100 v 1240 979 +a(op)r(co)r(de)28 b(0x44)p 1858 1009 V 344 w(A)p 2273 +1009 V 355 w(B)p 2688 1009 V 1071 1012 1619 4 v 1069 +1112 4 100 v 1364 1082 a(8)f(bits)p 1858 1112 V 398 w(4)h(bits)p +2273 1112 V 212 w(4)f(bits)p 2688 1112 V 1071 1115 1619 +4 v -128 1560 a Fb(F)-11 b(ormat:)p Black Black 171 1804 +a Fa(h.sflt32s)47 b(rA,rB)-128 2198 y Fb(Description:)p +Black Black 171 2442 a Fa(The)g(contents)g(of)g(general)g(register)g +(rA)f(and)h(the)g(contents)g(of)g(general)g(register)g(rB)171 +2550 y(are)g(compared)g(as)g(signed)g(integers.)94 b(If)46 +b(the)h(contents)g(of)g(the)g(first)g(register)g(are)171 +2658 y(less)g(than)g(the)g(contents)g(of)g(the)g(second)f(register,)h +(then)g(the)g(compare)g(flag)g(is)g(set;)171 2766 y(otherwise)g(the)g +(compare)g(flag)g(is)g(cleared.)-128 3160 y Fb(Op)t(eration:)p +Black Black 171 3396 a Fg(\035ag)27 b(<-)g(rA)g(<)h(rB)-128 +3790 y Fb(Notes:)p Black Black 559 5832 a Fg(Class)f(1:)p +878 5710 2324 4 v 876 5809 4 100 v 920 5779 a(Arc)n(hitecture)g(Lev)n +(el)p 1630 5809 V 154 w(Execution)g(Mo)r(de)p 2450 5809 +V 203 w(Implemen)n(tation)p 3200 5809 V 878 5813 2324 +4 v 876 5912 4 100 v 1066 5882 a(Core)g(CPU)p 1630 5912 +V 230 w(User)g(and)g(Sup)r(ervisor)p 2450 5912 V 82 w(Mandatory)f(alw)n +(a)n(ys)p 3200 5912 V 878 5915 2324 4 v Black 1839 6065 +a(47)p Black eop +%%Page: 48 48 +48 47 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 +b(1000)e(INSTR)n(UCTION)i(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 117 330 a Fd(Left)p Black 1 +TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +375 w(Middle)i(Middle)g(Middle)g(Middle)g(Middle)h(Middle)f(Middle)g +(Middle)p Black 1 TeXcolorgray Black 1 TeXcolorgray Black +1 TeXcolorgray 372 w(Righ)n(t)p Black -86 459 a Fc(h.s\035e32s)84 +b(Set)52 b(Flag)i(if)e(Less)g(or)h(Equal)f(Than)f(Signed)85 +b(h.s\035e32s)p 1071 806 1619 4 v 1069 906 4 100 v 1112 +876 a Fg(15)581 b(8)p 1858 906 V 82 w(7)249 b(4)p 2273 +906 V 82 w(3)g(0)p 2688 906 V 1071 909 1619 4 v 1069 +1009 4 100 v 1240 979 a(op)r(co)r(de)28 b(0x45)p 1858 +1009 V 344 w(A)p 2273 1009 V 355 w(B)p 2688 1009 V 1071 +1012 1619 4 v 1069 1112 4 100 v 1364 1082 a(8)f(bits)p +1858 1112 V 398 w(4)h(bits)p 2273 1112 V 212 w(4)f(bits)p +2688 1112 V 1071 1115 1619 4 v -128 1560 a Fb(F)-11 b(ormat:)p +Black Black 171 1804 a Fa(h.sfle32s)47 b(rA,rB)-128 2198 +y Fb(Description:)p Black Black 171 2442 a Fa(The)g(contents)g(of)g +(general)g(register)g(rA)f(and)h(the)g(contents)g(of)g(general)g +(register)g(rB)171 2550 y(are)g(compared)g(as)g(signed)g(integers.)94 +b(If)46 b(the)h(contents)g(of)g(the)g(first)g(register)g(are)171 +2658 y(less)g(or)g(equal)g(than)g(the)g(contents)g(of)g(the)f(second)h +(register,)g(then)g(the)g(compare)g(flag)171 2766 y(is)g(set;)g +(otherwise)g(the)g(compare)g(flag)g(is)f(cleared.)-128 +3160 y Fb(Op)t(eration:)p Black Black 171 3396 a Fg(\035ag)27 +b(<-)g(rA)g(<=)g(rB)-128 3790 y Fb(Notes:)p Black Black +559 5832 a Fg(Class)g(1:)p 878 5710 2324 4 v 876 5809 +4 100 v 920 5779 a(Arc)n(hitecture)g(Lev)n(el)p 1630 +5809 V 154 w(Execution)g(Mo)r(de)p 2450 5809 V 203 w(Implemen)n(tation) +p 3200 5809 V 878 5813 2324 4 v 876 5912 4 100 v 1066 +5882 a(Core)g(CPU)p 1630 5912 V 230 w(User)g(and)g(Sup)r(ervisor)p +2450 5912 V 82 w(Mandatory)f(alw)n(a)n(ys)p 3200 5912 +V 878 5915 2324 4 v Black 1839 6065 a(48)p Black eop +%%Page: 49 49 +49 48 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 +b(1000)e(INSTR)n(UCTION)i(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 144 330 a Fd(Left)p Black 1 +TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +314 w(Middle)i(Middle)g(Middle)g(Middle)g(Middle)g(Middle)h(Middle)f +(Middle)p Black 1 TeXcolorgray Black 1 TeXcolorgray Black +1 TeXcolorgray 311 w(Righ)n(t)p Black -86 459 a Fc(h.sfgt32u)104 +b(Set)51 b(Flag)j(if)f(Greater)g(Than)f(Unsigned)103 +b(h.sfgt32u)p 1071 806 1619 4 v 1069 906 4 100 v 1112 +876 a Fg(15)581 b(8)p 1858 906 V 82 w(7)249 b(4)p 2273 +906 V 82 w(3)g(0)p 2688 906 V 1071 909 1619 4 v 1069 +1009 4 100 v 1240 979 a(op)r(co)r(de)28 b(0x46)p 1858 +1009 V 344 w(A)p 2273 1009 V 355 w(B)p 2688 1009 V 1071 +1012 1619 4 v 1069 1112 4 100 v 1364 1082 a(8)f(bits)p +1858 1112 V 398 w(4)h(bits)p 2273 1112 V 212 w(4)f(bits)p +2688 1112 V 1071 1115 1619 4 v -128 1560 a Fb(F)-11 b(ormat:)p +Black Black 171 1804 a Fa(h.sfgt32u)47 b(rA,rB)-128 2198 +y Fb(Description:)p Black Black 171 2442 a Fa(The)g(contents)g(of)g +(general)g(register)g(rA)f(and)h(the)g(contents)g(of)g(general)g +(register)g(rB)171 2550 y(are)g(compared)g(as)g(unsigned)g(integers.)93 +b(If)47 b(the)g(contents)g(of)g(the)g(first)g(register)171 +2658 y(are)g(greater)g(than)g(the)g(contents)g(of)g(the)f(second)h +(register,)g(then)g(the)g(compare)g(flag)171 2766 y(is)g(set;)g +(otherwise)g(the)g(compare)g(flag)g(is)f(cleared.)-128 +3160 y Fb(Op)t(eration:)p Black Black 171 3396 a Fg(\035ag)27 +b(<-)g(rA)g(>)h(rB)-128 3790 y Fb(Notes:)p Black Black +559 5832 a Fg(Class)f(1:)p 878 5710 2324 4 v 876 5809 +4 100 v 920 5779 a(Arc)n(hitecture)g(Lev)n(el)p 1630 +5809 V 154 w(Execution)g(Mo)r(de)p 2450 5809 V 203 w(Implemen)n(tation) +p 3200 5809 V 878 5813 2324 4 v 876 5912 4 100 v 1066 +5882 a(Core)g(CPU)p 1630 5912 V 230 w(User)g(and)g(Sup)r(ervisor)p +2450 5912 V 82 w(Mandatory)f(alw)n(a)n(ys)p 3200 5912 +V 878 5915 2324 4 v Black 1839 6065 a(49)p Black eop +%%Page: 50 50 +50 49 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 +b(1000)e(INSTR)n(UCTION)i(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 149 330 a Fd(Left)p Black 1 +TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +616 w(Middle)i(Middle)g(Middle)h(Middle)f(Middle)g(Middle)g(Middle)g +(Middle)p Black 1 TeXcolorgray Black 1 TeXcolorgray Black +1 TeXcolorgray 614 w(Righ)n(t)p Black -86 459 a Fc(h.sfge32u)85 +b(Set)52 b(Flag)h(if)g(Greater)g(or)g(Equal)f(Than)f(Unsigned)85 +b(h.sfge32u)p 1071 806 1619 4 v 1069 906 4 100 v 1112 +876 a Fg(15)581 b(8)p 1858 906 V 82 w(7)249 b(4)p 2273 +906 V 82 w(3)g(0)p 2688 906 V 1071 909 1619 4 v 1069 +1009 4 100 v 1240 979 a(op)r(co)r(de)28 b(0x47)p 1858 +1009 V 344 w(A)p 2273 1009 V 355 w(B)p 2688 1009 V 1071 +1012 1619 4 v 1069 1112 4 100 v 1364 1082 a(8)f(bits)p +1858 1112 V 398 w(4)h(bits)p 2273 1112 V 212 w(4)f(bits)p +2688 1112 V 1071 1115 1619 4 v -128 1560 a Fb(F)-11 b(ormat:)p +Black Black 171 1804 a Fa(h.sfge32u)47 b(rA,rB)-128 2198 +y Fb(Description:)p Black Black 171 2442 a Fa(The)g(contents)g(of)g +(general)g(register)g(rA)f(and)h(the)g(contents)g(of)g(general)g +(register)g(rB)171 2550 y(are)g(compared)g(as)g(unsigned)g(integers.)93 +b(If)47 b(the)g(contents)g(of)g(the)g(first)g(register)171 +2658 y(are)g(greater)g(or)g(equal)g(than)g(the)g(contents)f(of)h(the)g +(second)g(register,)g(then)g(the)g(compare)171 2766 y(flag)g(is)g(set;) +g(otherwise)g(the)g(compare)g(flag)f(is)h(cleared.)-128 +3160 y Fb(Op)t(eration:)p Black Black 171 3396 a Fg(\035ag)27 +b(<-)g(rA)g(>=)g(rB)-128 3790 y Fb(Notes:)p Black Black +559 5832 a Fg(Class)g(1:)p 878 5710 2324 4 v 876 5809 +4 100 v 920 5779 a(Arc)n(hitecture)g(Lev)n(el)p 1630 +5809 V 154 w(Execution)g(Mo)r(de)p 2450 5809 V 203 w(Implemen)n(tation) +p 3200 5809 V 878 5813 2324 4 v 876 5912 4 100 v 1066 +5882 a(Core)g(CPU)p 1630 5912 V 230 w(User)g(and)g(Sup)r(ervisor)p +2450 5912 V 82 w(Mandatory)f(alw)n(a)n(ys)p 3200 5912 +V 878 5915 2324 4 v Black 1839 6065 a(50)p Black eop +%%Page: 51 51 +51 50 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 +b(1000)e(INSTR)n(UCTION)i(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 125 330 a Fd(Left)p Black 1 +TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +294 w(Middle)i(Middle)g(Middle)g(Middle)h(Middle)f(Middle)g(Middle)g +(Middle)p Black 1 TeXcolorgray Black 1 TeXcolorgray Black +1 TeXcolorgray 292 w(Righ)n(t)p Black -86 459 a Fc(h.s\035t32u)222 +b(Set)52 b(Flag)i(if)f(Less)f(Than)f(Unsigned)223 b(h.s\035t32u)p +1071 806 1619 4 v 1069 906 4 100 v 1112 876 a Fg(15)581 +b(8)p 1858 906 V 82 w(7)249 b(4)p 2273 906 V 82 w(3)g(0)p +2688 906 V 1071 909 1619 4 v 1069 1009 4 100 v 1240 979 +a(op)r(co)r(de)28 b(0x48)p 1858 1009 V 344 w(A)p 2273 +1009 V 355 w(B)p 2688 1009 V 1071 1012 1619 4 v 1069 +1112 4 100 v 1364 1082 a(8)f(bits)p 1858 1112 V 398 w(4)h(bits)p +2273 1112 V 212 w(4)f(bits)p 2688 1112 V 1071 1115 1619 +4 v -128 1560 a Fb(F)-11 b(ormat:)p Black Black 171 1804 +a Fa(h.sflt32u)47 b(rA,rB)-128 2198 y Fb(Description:)p +Black Black 171 2442 a Fa(The)g(contents)g(of)g(general)g(register)g +(rA)f(and)h(the)g(contents)g(of)g(general)g(register)g(rB)171 +2550 y(are)g(compared)g(as)g(unsigned)g(integers.)93 +b(If)47 b(the)g(contents)g(of)g(the)g(first)g(register)171 +2658 y(are)g(less)g(than)g(the)g(contents)g(of)g(the)g(second)f +(register,)h(then)g(the)g(compare)g(flag)g(is)171 2766 +y(set;)g(otherwise)g(the)g(compare)g(flag)g(is)g(cleared.)-128 +3160 y Fb(Op)t(eration:)p Black Black 171 3396 a Fg(\035ag)27 +b(<-)g(rA)g(<)h(rB)-128 3790 y Fb(Notes:)p Black Black +559 5832 a Fg(Class)f(1:)p 878 5710 2324 4 v 876 5809 +4 100 v 920 5779 a(Arc)n(hitecture)g(Lev)n(el)p 1630 +5809 V 154 w(Execution)g(Mo)r(de)p 2450 5809 V 203 w(Implemen)n(tation) +p 3200 5809 V 878 5813 2324 4 v 876 5912 4 100 v 1066 +5882 a(Core)g(CPU)p 1630 5912 V 230 w(User)g(and)g(Sup)r(ervisor)p +2450 5912 V 82 w(Mandatory)f(alw)n(a)n(ys)p 3200 5912 +V 878 5915 2324 4 v Black 1839 6065 a(51)p Black eop +%%Page: 52 52 +52 51 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 +b(1000)e(INSTR)n(UCTION)i(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 130 330 a Fd(Left)p Black 1 +TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +477 w(Middle)i(Middle)g(Middle)g(Middle)g(Middle)g(Middle)h(Middle)f +(Middle)p Black 1 TeXcolorgray Black 1 TeXcolorgray Black +1 TeXcolorgray 474 w(Righ)n(t)p Black -86 459 a Fc(h.s\035e32u)84 +b(Set)52 b(Flag)h(if)g(Less)f(or)h(Equal)f(Than)f(Unsigned)85 +b(h.s\035e32u)p 1071 806 1619 4 v 1069 906 4 100 v 1112 +876 a Fg(15)581 b(8)p 1858 906 V 82 w(7)249 b(4)p 2273 +906 V 82 w(3)g(0)p 2688 906 V 1071 909 1619 4 v 1069 +1009 4 100 v 1240 979 a(op)r(co)r(de)28 b(0x49)p 1858 +1009 V 344 w(A)p 2273 1009 V 355 w(B)p 2688 1009 V 1071 +1012 1619 4 v 1069 1112 4 100 v 1364 1082 a(8)f(bits)p +1858 1112 V 398 w(4)h(bits)p 2273 1112 V 212 w(4)f(bits)p +2688 1112 V 1071 1115 1619 4 v -128 1560 a Fb(F)-11 b(ormat:)p +Black Black 171 1804 a Fa(h.sfle32u)47 b(rA,rB)-128 2198 +y Fb(Description:)p Black Black 171 2442 a Fa(The)g(contents)g(of)g +(general)g(register)g(rA)f(and)h(the)g(contents)g(of)g(general)g +(register)g(rB)171 2550 y(are)g(compared)g(as)g(unsigned)g(integers.)93 +b(If)47 b(the)g(contents)g(of)g(the)g(first)g(register)171 +2658 y(are)g(less)g(or)g(equal)g(than)g(the)g(contents)f(of)h(the)g +(second)g(register,)g(then)g(the)g(compare)171 2766 y(flag)g(is)g(set;) +g(otherwise)g(the)g(compare)g(flag)f(is)h(cleared.)-128 +3160 y Fb(Op)t(eration:)p Black Black 171 3396 a Fg(\035ag)27 +b(<-)g(rA)g(<=)g(rB)-128 3790 y Fb(Notes:)p Black Black +559 5832 a Fg(Class)g(1:)p 878 5710 2324 4 v 876 5809 +4 100 v 920 5779 a(Arc)n(hitecture)g(Lev)n(el)p 1630 +5809 V 154 w(Execution)g(Mo)r(de)p 2450 5809 V 203 w(Implemen)n(tation) +p 3200 5809 V 878 5813 2324 4 v 876 5912 4 100 v 1066 +5882 a(Core)g(CPU)p 1630 5912 V 230 w(User)g(and)g(Sup)r(ervisor)p +2450 5912 V 82 w(Mandatory)f(alw)n(a)n(ys)p 3200 5912 +V 878 5915 2324 4 v Black 1839 6065 a(52)p Black eop +%%Page: 53 53 +53 52 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 +b(1000)e(INSTR)n(UCTION)i(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 120 330 a Fd(Left)p Black 1 +TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +290 w(Middle)i(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g +(Middle)p Black 1 TeXcolorgray Black 1 TeXcolorgray Black +1 TeXcolorgray 288 w(Righ)n(t)p Black -86 459 a Fc(h.mo)l(v32)1102 +b(Mo)l(v)l(e)h(h.mo)l(v32)p 1071 806 1619 4 v 1069 906 +4 100 v 1112 876 a Fg(15)581 b(8)p 1858 906 V 82 w(7)249 +b(4)p 2273 906 V 82 w(3)g(0)p 2688 906 V 1071 909 1619 +4 v 1069 1009 4 100 v 1240 979 a(op)r(co)r(de)28 b(0x4a)p +1858 1009 V 344 w(A)p 2273 1009 V 355 w(B)p 2688 1009 +V 1071 1012 1619 4 v 1069 1112 4 100 v 1364 1082 a(8)f(bits)p +1858 1112 V 398 w(4)h(bits)p 2273 1112 V 212 w(4)f(bits)p +2688 1112 V 1071 1115 1619 4 v -128 1560 a Fb(F)-11 b(ormat:)p +Black Black 171 1804 a Fa(h.mov32)47 b(rA,rB)-128 2198 +y Fb(Description:)p Black Black 171 2442 a Fa(The)g(contents)g(of)g +(general)g(register)g(rB)f(are)h(moved)g(into)g(general)g(register)g +(rA.)-128 2837 y Fb(Op)t(eration:)p Black Black 171 3072 +a Fg(rA)28 b(<-)f(rB)-128 3467 y Fb(Notes:)p Black Black +607 5832 a Fg(Class)f(2:)p 926 5710 2229 4 v 924 5809 +4 100 v 967 5779 a(Arc)n(hitecture)h(Lev)n(el)p 1677 +5809 V 154 w(Execution)h(Mo)r(de)p 2497 5809 V 155 w(Implemen)n(tation) +p 3152 5809 V 926 5813 2229 4 v 924 5912 4 100 v 1114 +5882 a(Core)e(CPU)p 1677 5912 V 231 w(User)h(and)g(Sup)r(ervisor)p +2497 5912 V 104 w(Recommended)p 3152 5912 V 926 5915 +2229 4 v Black 1839 6065 a(53)p Black eop +%%Page: 54 54 +54 53 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 +b(1000)e(INSTR)n(UCTION)i(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 115 330 a Fd(Left)p Black 1 +TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +284 w(Middle)i(Middle)g(Middle)g(Middle)g(Middle)h(Middle)f(Middle)g +(Middle)p Black 1 TeXcolorgray Black 1 TeXcolorgray Black +1 TeXcolorgray 282 w(Righ)n(t)p Black -86 459 a Fc(h.ext16s)314 +b(Extend)51 b(Half)j(W)-13 b(ord)52 b(with)g(Sign)315 +b(h.ext16s)p 843 806 2074 4 v 841 906 4 100 v 885 876 +a Fg(15)580 b(8)p 1630 906 V 83 w(7)248 b(4)p 2045 906 +V 210 w(3)p 2425 906 V 210 w(2)d(0)p 2916 906 V 843 909 +2074 4 v 841 1009 4 100 v 1011 979 a(op)r(co)r(de)27 +b(0x4b)p 1630 1009 V 342 w(A)p 2045 1009 V 219 w(reserv)n(ed)p +2425 1009 V 81 w(op)r(co)r(de)g(0x0)p 2916 1009 V 843 +1012 2074 4 v 841 1112 4 100 v 1136 1082 a(8)g(bits)p +1630 1112 V 399 w(4)g(bits)p 2045 1112 V 194 w(1)g(bits)p +2425 1112 V 232 w(3)g(bits)p 2916 1112 V 843 1115 2074 +4 v -128 1560 a Fb(F)-11 b(ormat:)p Black Black 171 1804 +a Fa(h.ext16s)47 b(rA)-128 2198 y Fb(Description:)p Black +Black 171 2442 a Fa(Bit)g(15)g(of)g(general)g(register)g(rA)g(is)g +(placed)f(in)h(high-order)g(16)g(bits)g(of)g(general)g(register)171 +2550 y(rA.)g(The)g(low-order)g(16)g(bits)g(of)g(general)f(register)h +(rA)g(are)g(left)g(unchanged.)-128 2944 y Fb(Op)t(eration:)p +Black Black 171 3180 a Fg(rA[31:16])26 b(<-)h(rA[15])-128 +3574 y Fb(Notes:)p Black Black 607 5832 a Fg(Class)f(2:)p +926 5710 2229 4 v 924 5809 4 100 v 967 5779 a(Arc)n(hitecture)h(Lev)n +(el)p 1677 5809 V 154 w(Execution)h(Mo)r(de)p 2497 5809 +V 155 w(Implemen)n(tation)p 3152 5809 V 926 5813 2229 +4 v 924 5912 4 100 v 1114 5882 a(Core)e(CPU)p 1677 5912 +V 231 w(User)h(and)g(Sup)r(ervisor)p 2497 5912 V 104 +w(Recommended)p 3152 5912 V 926 5915 2229 4 v Black 1839 +6065 a(54)p Black eop +%%Page: 55 55 +55 54 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 +b(1000)e(INSTR)n(UCTION)i(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 119 330 a Fd(Left)p Black 1 +TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +288 w(Middle)i(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)h +(Middle)p Black 1 TeXcolorgray Black 1 TeXcolorgray Black +1 TeXcolorgray 285 w(Righ)n(t)p Black -86 459 a Fc(h.ext16z)308 +b(Extend)51 b(Half)i(W)-13 b(ord)53 b(with)f(Zero)308 +b(h.ext16z)p 843 806 2074 4 v 841 906 4 100 v 885 876 +a Fg(15)580 b(8)p 1630 906 V 83 w(7)248 b(4)p 2045 906 +V 210 w(3)p 2425 906 V 210 w(2)d(0)p 2916 906 V 843 909 +2074 4 v 841 1009 4 100 v 1011 979 a(op)r(co)r(de)27 +b(0x4b)p 1630 1009 V 342 w(A)p 2045 1009 V 219 w(reserv)n(ed)p +2425 1009 V 81 w(op)r(co)r(de)g(0x1)p 2916 1009 V 843 +1012 2074 4 v 841 1112 4 100 v 1136 1082 a(8)g(bits)p +1630 1112 V 399 w(4)g(bits)p 2045 1112 V 194 w(1)g(bits)p +2425 1112 V 232 w(3)g(bits)p 2916 1112 V 843 1115 2074 +4 v -128 1560 a Fb(F)-11 b(ormat:)p Black Black 171 1804 +a Fa(h.ext16z)47 b(rA)-128 2198 y Fb(Description:)p Black +Black 171 2442 a Fa(Zero)g(is)g(placed)g(in)g(high-order)g(16)g(bits)f +(of)h(general)g(register)g(rA.)g(The)g(low-order)171 +2550 y(16)g(bits)g(of)g(general)g(register)g(rA)g(are)g(left)f +(unchanged.)-128 2944 y Fb(Op)t(eration:)p Black Black +171 3180 a Fg(rA[31:16])26 b(<-)h(0)-128 3574 y Fb(Notes:)p +Black Black 607 5832 a Fg(Class)f(2:)p 926 5710 2229 +4 v 924 5809 4 100 v 967 5779 a(Arc)n(hitecture)h(Lev)n(el)p +1677 5809 V 154 w(Execution)h(Mo)r(de)p 2497 5809 V 155 +w(Implemen)n(tation)p 3152 5809 V 926 5813 2229 4 v 924 +5912 4 100 v 1114 5882 a(Core)e(CPU)p 1677 5912 V 231 +w(User)h(and)g(Sup)r(ervisor)p 2497 5912 V 104 w(Recommended)p +3152 5912 V 926 5915 2229 4 v Black 1839 6065 a(55)p +Black eop +%%Page: 56 56 +56 55 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 +b(1000)e(INSTR)n(UCTION)i(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 76 330 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 245 w(Middle)j(Middle)f +(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +244 w(Righ)n(t)p Black -86 459 a Fc(h.ext8s)509 b(Extend)51 +b(Byte)h(with)h(Sign)510 b(h.ext8s)p 843 806 2074 4 v +841 906 4 100 v 885 876 a Fg(15)580 b(8)p 1630 906 V +83 w(7)248 b(4)p 2045 906 V 210 w(3)p 2425 906 V 210 +w(2)d(0)p 2916 906 V 843 909 2074 4 v 841 1009 4 100 +v 1011 979 a(op)r(co)r(de)27 b(0x4b)p 1630 1009 V 342 +w(A)p 2045 1009 V 219 w(reserv)n(ed)p 2425 1009 V 81 +w(op)r(co)r(de)g(0x2)p 2916 1009 V 843 1012 2074 4 v +841 1112 4 100 v 1136 1082 a(8)g(bits)p 1630 1112 V 399 +w(4)g(bits)p 2045 1112 V 194 w(1)g(bits)p 2425 1112 V +232 w(3)g(bits)p 2916 1112 V 843 1115 2074 4 v -128 1560 +a Fb(F)-11 b(ormat:)p Black Black 171 1804 a Fa(h.ext8s)47 +b(rA)-128 2198 y Fb(Description:)p Black Black 171 2442 +a Fa(Bit)g(7)g(of)g(general)g(register)g(rA)g(is)g(placed)f(in)h +(high-order)g(24)g(bits)g(of)g(general)g(register)171 +2550 y(rA.)g(The)g(low-order)g(eight)g(bits)g(of)g(general)f(register)h +(rA)g(are)g(left)g(unchanged.)-128 2944 y Fb(Op)t(eration:)p +Black Black 171 3180 a Fg(rA[31:8])26 b(<-)h(rA[7])-128 +3574 y Fb(Notes:)p Black Black 607 5832 a Fg(Class)f(2:)p +926 5710 2229 4 v 924 5809 4 100 v 967 5779 a(Arc)n(hitecture)h(Lev)n +(el)p 1677 5809 V 154 w(Execution)h(Mo)r(de)p 2497 5809 +V 155 w(Implemen)n(tation)p 3152 5809 V 926 5813 2229 +4 v 924 5912 4 100 v 1114 5882 a(Core)e(CPU)p 1677 5912 +V 231 w(User)h(and)g(Sup)r(ervisor)p 2497 5912 V 104 +w(Recommended)p 3152 5912 V 926 5915 2229 4 v Black 1839 +6065 a(56)p Black eop +%%Page: 57 57 +57 56 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 +b(1000)e(INSTR)n(UCTION)i(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 80 330 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 249 w(Middle)i(Middle)g +(Middle)h(Middle)f(Middle)g(Middle)g(Middle)g(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +247 w(Righ)n(t)p Black -86 459 a Fc(h.ext8z)503 b(Extend)51 +b(Byte)h(with)g(Zero)504 b(h.ext8z)p 843 806 2074 4 v +841 906 4 100 v 885 876 a Fg(15)580 b(8)p 1630 906 V +83 w(7)248 b(4)p 2045 906 V 210 w(3)p 2425 906 V 210 +w(2)d(0)p 2916 906 V 843 909 2074 4 v 841 1009 4 100 +v 1011 979 a(op)r(co)r(de)27 b(0x4b)p 1630 1009 V 342 +w(A)p 2045 1009 V 219 w(reserv)n(ed)p 2425 1009 V 81 +w(op)r(co)r(de)g(0x3)p 2916 1009 V 843 1012 2074 4 v +841 1112 4 100 v 1136 1082 a(8)g(bits)p 1630 1112 V 399 +w(4)g(bits)p 2045 1112 V 194 w(1)g(bits)p 2425 1112 V +232 w(3)g(bits)p 2916 1112 V 843 1115 2074 4 v -128 1560 +a Fb(F)-11 b(ormat:)p Black Black 171 1804 a Fa(h.ext8z)47 +b(rA)-128 2198 y Fb(Description:)p Black Black 171 2442 +a Fa(Zero)g(is)g(placed)g(in)g(high-order)g(24)g(bits)f(of)h(general)g +(register)g(rA.)g(The)g(low-order)171 2550 y(eight)g(bits)g(of)g +(general)g(register)g(rA)g(are)f(left)h(unchanged.)-128 +2944 y Fb(Op)t(eration:)p Black Black 171 3180 a Fg(rA[31:8])26 +b(<-)h(0)-128 3574 y Fb(Notes:)p Black Black 607 5832 +a Fg(Class)f(2:)p 926 5710 2229 4 v 924 5809 4 100 v +967 5779 a(Arc)n(hitecture)h(Lev)n(el)p 1677 5809 V 154 +w(Execution)h(Mo)r(de)p 2497 5809 V 155 w(Implemen)n(tation)p +3152 5809 V 926 5813 2229 4 v 924 5912 4 100 v 1114 5882 +a(Core)e(CPU)p 1677 5912 V 231 w(User)h(and)g(Sup)r(ervisor)p +2497 5912 V 104 w(Recommended)p 3152 5912 V 926 5915 +2229 4 v Black 1839 6065 a(57)p Black eop +%%Page: 58 58 +58 57 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 +b(1000)e(INSTR)n(UCTION)i(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 26 330 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 194 w(Middle)i(Middle)h +(Middle)f(Middle)g(Middle)g(Middle)g(Middle)g(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +193 w(Righ)n(t)p Black -86 459 a Fc(h.nop)820 b(No)52 +b(Op)t(eration)824 b(h.nop)p 991 806 1778 4 v 989 906 +4 100 v 1033 876 a Fg(15)580 b(8)p 1778 906 V 83 w(7)331 +b(3)p 2276 906 V 83 w(2)245 b(0)p 2768 906 V 991 909 +1778 4 v 989 1009 4 100 v 1159 979 a(op)r(co)r(de)27 +b(0x4b)p 1778 1009 V 267 w(reserv)n(ed)p 2276 1009 V +141 w(op)r(co)r(de)g(0x4)p 2768 1009 V 991 1012 1778 +4 v 989 1112 4 100 v 1284 1082 a(8)g(bits)p 1778 1112 +V 440 w(5)h(bits)p 2276 1112 V 291 w(3)f(bits)p 2768 +1112 V 991 1115 1778 4 v -128 1560 a Fb(F)-11 b(ormat:)p +Black Black 171 1804 a Fa(h.nop)-128 2198 y Fb(Description:)p +Black Black 171 2442 a Fa(This)47 b(instruction)g(does)g(not)g(do)g +(anything)f(except)h(it)g(takes)g(at)g(least)g(one)g(clock)g(cycle)171 +2550 y(to)g(complete.)94 b(It)47 b(is)g(usually)g(used)g(to)f(fill)h +(gaps)g(between)g(16)g(bit)g(and)g(32)g(bit)g(instructions.)-128 +2944 y Fb(Op)t(eration:)p Black Black -128 3574 a(Notes:)p +Black Black 559 5832 a Fg(Class)27 b(1:)p 878 5710 2324 +4 v 876 5809 4 100 v 920 5779 a(Arc)n(hitecture)g(Lev)n(el)p +1630 5809 V 154 w(Execution)g(Mo)r(de)p 2450 5809 V 203 +w(Implemen)n(tation)p 3200 5809 V 878 5813 2324 4 v 876 +5912 4 100 v 1066 5882 a(Core)g(CPU)p 1630 5912 V 230 +w(User)g(and)g(Sup)r(ervisor)p 2450 5912 V 82 w(Mandatory)f(alw)n(a)n +(ys)p 3200 5912 V 878 5915 2324 4 v Black 1839 6065 a(58)p +Black eop +%%Page: 59 59 +59 58 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 +b(1000)e(INSTR)n(UCTION)i(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 16 330 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 185 w(Middle)i(Middle)g +(Middle)h(Middle)f(Middle)g(Middle)g(Middle)g(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +183 w(Righ)n(t)p Black -86 459 a Fc(h.jalr)465 b(Jump)50 +b(and)i(Link)h(Register)464 b(h.jalr)p 843 806 2074 4 +v 841 906 4 100 v 885 876 a Fg(15)580 b(8)p 1630 906 +V 83 w(7)248 b(4)p 2045 906 V 210 w(3)p 2425 906 V 210 +w(2)d(0)p 2916 906 V 843 909 2074 4 v 841 1009 4 100 +v 1011 979 a(op)r(co)r(de)27 b(0x4b)p 1630 1009 V 342 +w(A)p 2045 1009 V 219 w(reserv)n(ed)p 2425 1009 V 81 +w(op)r(co)r(de)g(0x5)p 2916 1009 V 843 1012 2074 4 v +841 1112 4 100 v 1136 1082 a(8)g(bits)p 1630 1112 V 399 +w(4)g(bits)p 2045 1112 V 194 w(1)g(bits)p 2425 1112 V +232 w(3)g(bits)p 2916 1112 V 843 1115 2074 4 v -128 1560 +a Fb(F)-11 b(ormat:)p Black Black 171 1804 a Fa(h.jalr)47 +b(rA)-128 2198 y Fb(Description:)p Black Black 171 2442 +a Fa(The)g(contents)g(of)g(general)g(register)g(rA)f(is)h(effective)g +(address)g(of)g(the)g(jump.)94 b(The)171 2550 y(program)47 +b(unconditionally)g(jumps)g(to)g(EA)f(with)h(a)g(delay)g(of)g(one)g(32) +g(bit)g(or)g(two)g(16)g(bit)171 2658 y(instructions.)94 +b(The)47 b(address)g(of)g(the)g(instruction)f(after)h(the)g(delay)g +(slot)g(is)g(placed)171 2766 y(in)g(the)g(link)g(register.)-128 +3160 y Fb(Op)t(eration:)p Black Black 171 3396 a Fg(PC)28 +b(<-)f(rA)171 3495 y(LR)h(<-)f(Dela)n(yInsnA)n(ddr)f(+)i(4)-128 +3890 y Fb(Notes:)p Black Black 559 5832 a Fg(Class)f(1:)p +878 5710 2324 4 v 876 5809 4 100 v 920 5779 a(Arc)n(hitecture)g(Lev)n +(el)p 1630 5809 V 154 w(Execution)g(Mo)r(de)p 2450 5809 +V 203 w(Implemen)n(tation)p 3200 5809 V 878 5813 2324 +4 v 876 5912 4 100 v 1066 5882 a(Core)g(CPU)p 1630 5912 +V 230 w(User)g(and)g(Sup)r(ervisor)p 2450 5912 V 82 w(Mandatory)f(alw)n +(a)n(ys)p 3200 5912 V 878 5915 2324 4 v Black 1839 6065 +a(59)p Black eop +%%Page: 60 60 +60 59 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 +b(1000)e(INSTR)n(UCTION)i(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 163 330 a Fd(Left)p Black 1 +TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +332 w(Middle)j(Middle)f(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g +(Middle)p Black 1 TeXcolorgray Black 1 TeXcolorgray Black +1 TeXcolorgray 331 w(Righ)n(t)p Black -86 459 a Fc(h.load32u)137 +b(Load)52 b(W)-13 b(ord)52 b(and)g(Extend)f(with)i(Zero)135 +b(h.load32u)p 988 806 1785 4 v 986 906 4 100 v 1029 876 +a Fg(15)248 b(12)p 1484 906 V 82 w(11)h(8)p 1941 906 +V 82 w(7)g(4)p 2356 906 V 82 w(3)g(0)p 2771 906 V 988 +909 1785 4 v 986 1009 4 100 v 1033 979 a(op)r(co)r(de)27 +b(0x5)p 1484 1009 V 241 w(N)p 1941 1009 V 374 w(A)p 2356 +1009 V 355 w(B)p 2771 1009 V 988 1012 1785 4 v 986 1112 +4 100 v 1135 1082 a(4)g(bits)p 1484 1112 V 275 w(4)g(bits)p +1941 1112 V 232 w(4)h(bits)p 2356 1112 V 212 w(4)f(bits)p +2771 1112 V 988 1115 1785 4 v -128 1560 a Fb(F)-11 b(ormat:)p +Black Black 171 1804 a Fa(h.load32u)47 b(rA,N\(rB\))-128 +2198 y Fb(Description:)p Black Black 171 2442 a Fa(Offset)g(is)g +(sign-extended)g(and)g(added)g(to)f(the)h(contents)g(of)g(general)g +(register)g(rB.)171 2550 y(Sum)g(represents)g(effective)g(address.)94 +b(The)46 b(word)h(in)g(memory)g(addressed)g(by)g(EA)g(is)g(loaded)171 +2658 y(into)g(general)g(register)g(rA.)-128 3052 y Fb(Op)t(eration:)p +Black Black 171 3288 a Fg(EA)29 b(<-)e(exts\(Immediate\))h(+)f(rB)171 +3387 y(rA)h(<-)f(\(EA\)[31:0])-128 3782 y Fb(Notes:)p +Black Black 607 5832 a Fg(Class)f(2:)p 926 5710 2229 +4 v 924 5809 4 100 v 967 5779 a(Arc)n(hitecture)h(Lev)n(el)p +1677 5809 V 154 w(Execution)h(Mo)r(de)p 2497 5809 V 155 +w(Implemen)n(tation)p 3152 5809 V 926 5813 2229 4 v 924 +5912 4 100 v 1114 5882 a(Core)e(CPU)p 1677 5912 V 231 +w(User)h(and)g(Sup)r(ervisor)p 2497 5912 V 104 w(Recommended)p +3152 5912 V 926 5915 2229 4 v Black 1839 6065 a(60)p +Black eop +%%Page: 61 61 +61 60 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 +b(1000)e(INSTR)n(UCTION)i(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 109 330 a Fd(Left)p Black 1 +TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +278 w(Middle)i(Middle)g(Middle)g(Middle)g(Middle)h(Middle)f(Middle)g +(Middle)p Black 1 TeXcolorgray Black 1 TeXcolorgray Black +1 TeXcolorgray 276 w(Righ)n(t)p Black -86 459 a Fc(h.stor32)898 +b(Store)53 b(W)-13 b(ord)897 b(h.stor32)p 988 806 1785 +4 v 986 906 4 100 v 1029 876 a Fg(15)248 b(12)p 1484 +906 V 82 w(11)h(8)p 1941 906 V 82 w(7)g(4)p 2356 906 +V 82 w(3)g(0)p 2771 906 V 988 909 1785 4 v 986 1009 4 +100 v 1033 979 a(op)r(co)r(de)27 b(0x6)p 1484 1009 V +241 w(N)p 1941 1009 V 374 w(A)p 2356 1009 V 355 w(B)p +2771 1009 V 988 1012 1785 4 v 986 1112 4 100 v 1135 1082 +a(4)g(bits)p 1484 1112 V 275 w(4)g(bits)p 1941 1112 V +232 w(4)h(bits)p 2356 1112 V 212 w(4)f(bits)p 2771 1112 +V 988 1115 1785 4 v -128 1560 a Fb(F)-11 b(ormat:)p Black +Black 171 1804 a Fa(h.stor32)47 b(N\(rA\),rB)-128 2198 +y Fb(Description:)p Black Black 171 2442 a Fa(Offset)g(is)g +(sign-extended)g(and)g(added)g(to)f(the)h(contents)g(of)g(general)g +(register)g(rA.)171 2550 y(Sum)g(represents)g(effective)g(address.)94 +b(The)46 b(word)h(in)g(general)g(register)g(rB)g(is)g(stored)171 +2658 y(to)g(memory)g(addressed)g(by)g(EA.)-128 3052 y +Fb(Op)t(eration:)p Black Black 171 3288 a Fg(EA)29 b(<-)e +(exts\(Immediate\))h(+)f(rA)171 3387 y(\(EA\)[31:0])h(<-)f(rB)-128 +3782 y Fb(Notes:)p Black Black 607 5832 a Fg(Class)f(2:)p +926 5710 2229 4 v 924 5809 4 100 v 967 5779 a(Arc)n(hitecture)h(Lev)n +(el)p 1677 5809 V 154 w(Execution)h(Mo)r(de)p 2497 5809 +V 155 w(Implemen)n(tation)p 3152 5809 V 926 5813 2229 +4 v 924 5912 4 100 v 1114 5882 a(Core)e(CPU)p 1677 5912 +V 231 w(User)h(and)g(Sup)r(ervisor)p 2497 5912 V 104 +w(Recommended)p 3152 5912 V 926 5915 2229 4 v Black 1839 +6065 a(61)p Black eop +%%Page: 62 62 +62 61 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 +b(1000)e(INSTR)n(UCTION)i(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 134 330 a Fd(Left)p Black 1 +TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +302 w(Middle)i(Middle)g(Middle)h(Middle)f(Middle)g(Middle)g(Middle)g +(Middle)p Black 1 TeXcolorgray Black 1 TeXcolorgray Black +1 TeXcolorgray 301 w(Righ)n(t)p Black -86 459 a Fc(h.add32s)896 +b(A)l(dd)51 b(Signed)896 b(h.add32s)p 988 806 1785 4 +v 986 906 4 100 v 1029 876 a Fg(15)248 b(12)p 1484 906 +V 82 w(11)h(8)p 1941 906 V 82 w(7)g(4)p 2356 906 V 82 +w(3)g(0)p 2771 906 V 988 909 1785 4 v 986 1009 4 100 +v 1033 979 a(op)r(co)r(de)27 b(0x7)p 1484 1009 V 241 +w(D)p 1941 1009 V 373 w(A)p 2356 1009 V 355 w(B)p 2771 +1009 V 988 1012 1785 4 v 986 1112 4 100 v 1135 1082 a(4)g(bits)p +1484 1112 V 275 w(4)g(bits)p 1941 1112 V 232 w(4)h(bits)p +2356 1112 V 212 w(4)f(bits)p 2771 1112 V 988 1115 1785 +4 v -128 1560 a Fb(F)-11 b(ormat:)p Black Black 171 1804 +a Fa(h.add32s)47 b(rA,rB,rD)-128 2198 y Fb(Description:)p +Black Black 171 2442 a Fa(The)g(contents)g(of)g(general)g(register)g +(rC)f(is)h(added)g(to)g(the)g(contents)g(of)g(general)g(register)171 +2550 y(rB)g(to)g(form)g(the)g(result.)94 b(The)47 b(result)g(is)f +(placed)h(into)g(general)g(register)g(rA.)-128 2944 y +Fb(Op)t(eration:)p Black Black 171 3180 a Fg(rA)28 b(<-)f(rB)g(+)g(rC) +-128 3574 y Fb(Notes:)p Black Black 559 5832 a Fg(Class)g(1:)p +878 5710 2324 4 v 876 5809 4 100 v 920 5779 a(Arc)n(hitecture)g(Lev)n +(el)p 1630 5809 V 154 w(Execution)g(Mo)r(de)p 2450 5809 +V 203 w(Implemen)n(tation)p 3200 5809 V 878 5813 2324 +4 v 876 5912 4 100 v 1066 5882 a(Core)g(CPU)p 1630 5912 +V 230 w(User)g(and)g(Sup)r(ervisor)p 2450 5912 V 82 w(Mandatory)f(alw)n +(a)n(ys)p 3200 5912 V 878 5915 2324 4 v Black 1839 6065 +a(62)p Black eop +%%Page: 63 63 +63 62 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 +b(1000)e(INSTR)n(UCTION)i(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 235 330 a Fd(Left)p Black 1 +TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +403 w(Middle)i(Middle)h(Middle)f(Middle)g(Middle)g(Middle)g(Middle)g +(Middle)p Black 1 TeXcolorgray Black 1 TeXcolorgray Black +1 TeXcolorgray 402 w(Righ)n(t)p Black -86 459 a Fc(h.immc)l(h32s)488 +b(Immediate)51 b(Byte)h(Signed)491 b(h.immc)l(h32s)p +988 806 1785 4 v 986 906 4 100 v 1029 876 a Fg(15)248 +b(12)p 1484 906 V 82 w(11)h(8)p 1941 906 V 82 w(7)g(4)p +2356 906 V 82 w(3)g(0)p 2771 906 V 988 909 1785 4 v 986 +1009 4 100 v 1033 979 a(op)r(co)r(de)27 b(0x8)p 1484 +1009 V 234 w(M)p 1941 1009 V 367 w(A)p 2356 1009 V 346 +w(M)p 2771 1009 V 988 1012 1785 4 v 986 1112 4 100 v +1135 1082 a(4)g(bits)p 1484 1112 V 275 w(4)g(bits)p 1941 +1112 V 232 w(4)h(bits)p 2356 1112 V 212 w(4)f(bits)p +2771 1112 V 988 1115 1785 4 v -128 1560 a Fb(F)-11 b(ormat:)p +Black Black 171 1804 a Fa(h.immch32s)47 b(rA,M)-128 2198 +y Fb(Description:)p Black Black 171 2442 a Fa(8)g(bit)g(immediate)g(is) +g(sign-extended)g(to)f(32)h(bits)g(and)g(placed)g(into)g(general)g +(register)171 2550 y(rA.)-128 2944 y Fb(Op)t(eration:)p +Black Black 171 3180 a Fg(rA)28 b(<-)f(exts\(Immediate\))-128 +3574 y Fb(Notes:)p Black Black 607 5832 a Fg(Class)f(2:)p +926 5710 2229 4 v 924 5809 4 100 v 967 5779 a(Arc)n(hitecture)h(Lev)n +(el)p 1677 5809 V 154 w(Execution)h(Mo)r(de)p 2497 5809 +V 155 w(Implemen)n(tation)p 3152 5809 V 926 5813 2229 +4 v 924 5912 4 100 v 1114 5882 a(Core)e(CPU)p 1677 5912 +V 231 w(User)h(and)g(Sup)r(ervisor)p 2497 5912 V 104 +w(Recommended)p 3152 5912 V 926 5915 2229 4 v Black 1839 +6065 a(63)p Black eop +%%Page: 64 64 +64 63 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 +b(1000)e(INSTR)n(UCTION)i(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray -15 330 a Fd(Left)p Black 1 +TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +154 w(Middle)i(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)h +(Middle)p Black 1 TeXcolorgray Black 1 TeXcolorgray Black +1 TeXcolorgray 151 w(Righ)n(t)p Black -86 459 a Fc(h.jal)770 +b(Jump)50 b(and)i(Link)769 b(h.jal)p 1071 806 1619 4 +v 1069 906 4 100 v 1112 876 a Fg(15)248 b(12)p 1567 906 +V 82 w(11)913 b(0)p 2688 906 V 1071 909 1619 4 v 1069 +1009 4 100 v 1116 979 a(op)r(co)r(de)27 b(0x9)p 1567 +1009 V 573 w(X)p 2688 1009 V 1071 1012 1619 4 v 1069 +1112 4 100 v 1218 1082 a(4)g(bits)p 1567 1112 V 586 w(12)g(bits)p +2688 1112 V 1071 1115 1619 4 v -128 1560 a Fb(F)-11 b(ormat:)p +Black Black 171 1804 a Fa(h.jal)47 b(X)-128 2198 y Fb(Description:)p +Black Black 171 2442 a Fa(The)g(immediate)g(is)g(shifted)g(left)g(two)g +(bits,)f(sign-extended)h(to)g(32)g(bits)g(and)g(then)171 +2550 y(added)g(to)g(the)g(address)g(of)g(the)g(delay)g(slot.)93 +b(The)47 b(result)g(is)g(effective)g(address)g(of)171 +2658 y(the)g(jump.)94 b(The)47 b(program)g(unconditionally)f(jumps)h +(to)g(EA)g(with)g(a)g(delay)g(of)g(one)g(32)171 2766 +y(bit)g(or)g(two)g(16)g(bit)g(instructions.)94 b(The)46 +b(address)h(of)g(the)g(instruction)g(after)g(the)171 +2873 y(delay)g(slot)g(is)g(placed)g(in)g(the)g(link)g(register.)-128 +3268 y Fb(Op)t(eration:)p Black Black 171 3503 a Fg(PC)28 +b(<-)f(\(Immediate)h(||)g(00\))f(+)g(Dela)n(yInsnA)n(ddr)171 +3603 y(LR)h(<-)f(Dela)n(yInsnA)n(ddr)f(+)i(4)-128 3998 +y Fb(Notes:)p Black Black 607 5832 a Fg(Class)e(2:)p +926 5710 2229 4 v 924 5809 4 100 v 967 5779 a(Arc)n(hitecture)h(Lev)n +(el)p 1677 5809 V 154 w(Execution)h(Mo)r(de)p 2497 5809 +V 155 w(Implemen)n(tation)p 3152 5809 V 926 5813 2229 +4 v 924 5912 4 100 v 1114 5882 a(Core)e(CPU)p 1677 5912 +V 231 w(User)h(and)g(Sup)r(ervisor)p 2497 5912 V 104 +w(Recommended)p 3152 5912 V 926 5915 2229 4 v Black 1839 +6065 a(64)p Black eop +%%Page: 65 65 +65 64 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 +b(1000)e(INSTR)n(UCTION)i(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 17 330 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 186 w(Middle)j(Middle)f +(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +185 w(Righ)n(t)p Black -86 459 a Fc(h.bnf)687 b(Branc)l(h)52 +b(if)h(No)e(Flag)678 b(h.bnf)p 1071 806 1619 4 v 1069 +906 4 100 v 1112 876 a Fg(15)248 b(12)p 1567 906 V 82 +w(11)913 b(0)p 2688 906 V 1071 909 1619 4 v 1069 1009 +4 100 v 1116 979 a(op)r(co)r(de)27 b(0xa)p 1567 1009 +V 573 w(X)p 2688 1009 V 1071 1012 1619 4 v 1069 1112 +4 100 v 1218 1082 a(4)g(bits)p 1567 1112 V 586 w(12)g(bits)p +2688 1112 V 1071 1115 1619 4 v -128 1560 a Fb(F)-11 b(ormat:)p +Black Black 171 1804 a Fa(h.bnf)47 b(X)-128 2198 y Fb(Description:)p +Black Black 171 2442 a Fa(The)g(immediate)g(is)g(shifted)g(left)g(two)g +(bits,)f(sign-extended)h(to)g(32)g(bits)g(and)g(then)171 +2550 y(added)g(to)g(the)g(address)g(of)g(the)g(delay)g(slot.)93 +b(The)47 b(result)g(is)g(effective)g(address)g(of)171 +2658 y(the)g(branch.)94 b(If)47 b(the)g(compare)g(flag)g(is)f(cleared,) +h(then)g(the)g(program)g(branches)g(to)171 2766 y(EA)g(with)g(a)g +(delay)g(of)g(one)g(32)g(bit)g(or)g(two)f(16)h(bit)g(instructions.)-128 +3160 y Fb(Op)t(eration:)p Black Black 171 3396 a Fg(EA)29 +b(<-)e(\(Immediate)h(||)f(00\))g(+)h(Dela)n(yInsnA)n(ddr)171 +3495 y(PC)g(<-)f(EA)i(if)f(\035ag)f(cleared)-128 3890 +y Fb(Notes:)p Black Black 607 5832 a Fg(Class)f(2:)p +926 5710 2229 4 v 924 5809 4 100 v 967 5779 a(Arc)n(hitecture)h(Lev)n +(el)p 1677 5809 V 154 w(Execution)h(Mo)r(de)p 2497 5809 +V 155 w(Implemen)n(tation)p 3152 5809 V 926 5813 2229 +4 v 924 5912 4 100 v 1114 5882 a(Core)e(CPU)p 1677 5912 +V 231 w(User)h(and)g(Sup)r(ervisor)p 2497 5912 V 104 +w(Recommended)p 3152 5912 V 926 5915 2229 4 v Black 1839 +6065 a(65)p Black eop +%%Page: 66 66 +66 65 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 +b(1000)e(INSTR)n(UCTION)i(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray -26 330 a Fd(Left)p Black 1 +TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +144 w(Middle)i(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g +(Middle)p Black 1 TeXcolorgray Black 1 TeXcolorgray Black +1 TeXcolorgray 142 w(Righ)n(t)p Black -86 459 a Fc(h.bf)812 +b(Branc)l(h)52 b(if)g(Flag)803 b(h.bf)p 1071 806 1619 +4 v 1069 906 4 100 v 1112 876 a Fg(15)248 b(12)p 1567 +906 V 82 w(11)913 b(0)p 2688 906 V 1071 909 1619 4 v +1069 1009 4 100 v 1114 979 a(op)r(co)r(de)27 b(0xb)p +1567 1009 V 571 w(X)p 2688 1009 V 1071 1012 1619 4 v +1069 1112 4 100 v 1218 1082 a(4)g(bits)p 1567 1112 V +586 w(12)g(bits)p 2688 1112 V 1071 1115 1619 4 v -128 +1560 a Fb(F)-11 b(ormat:)p Black Black 171 1804 a Fa(h.bf)47 +b(X)-128 2198 y Fb(Description:)p Black Black 171 2442 +a Fa(The)g(immediate)g(is)g(shifted)g(left)g(two)g(bits,)f +(sign-extended)h(to)g(32)g(bits)g(and)g(then)171 2550 +y(added)g(to)g(the)g(address)g(of)g(the)g(delay)g(slot.)93 +b(The)47 b(result)g(is)g(effective)g(address)g(of)171 +2658 y(the)g(branch.)94 b(If)47 b(the)g(compare)g(flag)g(is)f(set,)h +(then)g(the)g(program)g(branches)g(to)g(EA)g(with)171 +2766 y(a)g(delay)g(of)g(one)g(32)g(bit)g(or)g(two)g(16)g(bit)f +(instructions.)-128 3160 y Fb(Op)t(eration:)p Black Black +171 3396 a Fg(EA)29 b(<-)e(\(Immediate)h(||)f(00\))g(+)h(Dela)n(yInsnA) +n(ddr)171 3495 y(PC)g(<-)f(EA)i(if)f(\035ag)f(set)-128 +3890 y Fb(Notes:)p Black Black 607 5832 a Fg(Class)f(2:)p +926 5710 2229 4 v 924 5809 4 100 v 967 5779 a(Arc)n(hitecture)h(Lev)n +(el)p 1677 5809 V 154 w(Execution)h(Mo)r(de)p 2497 5809 +V 155 w(Implemen)n(tation)p 3152 5809 V 926 5813 2229 +4 v 924 5912 4 100 v 1114 5882 a(Core)e(CPU)p 1677 5912 +V 231 w(User)h(and)g(Sup)r(ervisor)p 2497 5912 V 104 +w(Recommended)p 3152 5912 V 926 5915 2229 4 v Black 1839 +6065 a(66)p Black eop +%%Page: 67 67 +67 66 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 +b(1000)e(INSTR)n(UCTION)i(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 142 330 a Fd(Left)p Black 1 +TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +311 w(Middle)i(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g +(Middle)p Black 1 TeXcolorgray Black 1 TeXcolorgray Black +1 TeXcolorgray 309 w(Righ)n(t)p Black -86 459 a Fc(h.mo)l(vi32)493 +b(Mo)l(v)l(e)51 b(32)i(bit)g(Immediate)492 b(h.mo)l(vi32)p +988 806 1785 4 v 986 906 4 100 v 1029 876 a Fg(15)248 +b(12)p 1484 906 V 82 w(11)h(8)p 1941 906 V 82 w(7)g(4)p +2356 906 V 82 w(3)g(0)p 2771 906 V 988 909 1785 4 v 986 +1009 4 100 v 1035 979 a(op)r(co)r(de)27 b(0xc)p 1484 +1009 V 237 w(M)p 1941 1009 V 367 w(A)p 2356 1009 V 346 +w(M)p 2771 1009 V 988 1012 1785 4 v 986 1112 4 100 v +1135 1082 a(4)g(bits)p 1484 1112 V 275 w(4)g(bits)p 1941 +1112 V 232 w(4)h(bits)p 2356 1112 V 212 w(4)f(bits)p +2771 1112 V 988 1115 1785 4 v -128 1560 a Fb(F)-11 b(ormat:)p +Black Black 171 1804 a Fa(h.movi32)47 b(rA,M)-128 2198 +y Fb(Description:)p Black Black 171 2442 a Fa(For)g(simulator.)94 +b(Obsolete)-128 2837 y Fb(Op)t(eration:)p Black Black +171 3072 a Fg(N/A)-128 3467 y Fb(Notes:)p Black Black +678 5832 a Fg(Class)27 b(0:)p 997 5710 2085 4 v 995 5809 +4 100 v 1039 5779 a(Arc)n(hitecture)g(Lev)n(el)p 1749 +5809 V 82 w(Execution)h(Mo)r(de)p 2426 5809 V 83 w(Implemen)n(tation)p +3081 5809 V 997 5813 2085 4 v 995 5912 4 100 v 1749 5912 +V 2426 5912 V 3081 5912 V 997 5915 2085 4 v Black 1839 +6065 a(67)p Black eop +%%Page: 68 68 +68 67 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 +b(1000)e(INSTR)n(UCTION)i(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 150 330 a Fd(Left)p Black 1 +TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +319 w(Middle)i(Middle)g(Middle)g(Middle)g(Middle)h(Middle)f(Middle)g +(Middle)p Black 1 TeXcolorgray Black 1 TeXcolorgray Black +1 TeXcolorgray 317 w(Righ)n(t)p Black -86 459 a Fc(simprin)l(tf)784 +b(Sim)l(ulate)53 b(prin)l(tf)783 b(simprin)l(tf)p 1154 +806 1453 4 v 1152 906 4 100 v 1195 876 a Fg(31)p 2605 +906 V 1152 1005 V 2524 975 a(0)p 2605 1005 V 1154 1009 +1453 4 v 1152 1108 4 100 v 1616 1078 a(op)r(co)r(de)28 +b(0xe001)p 2605 1108 V 1154 1112 1453 4 v 1152 1211 4 +100 v 1758 1181 a(16)f(bits)p 2605 1211 V 1154 1215 1453 +4 v -128 1660 a Fb(F)-11 b(ormat:)p Black Black 171 1903 +a Fa(simprintf)-128 2298 y Fb(Description:)p Black Black +171 2541 a Fa(For)47 b(simulator.)94 b(Obsolete.)-128 +2936 y Fb(Op)t(eration:)p Black Black 171 3171 a Fg(N/A)-128 +3566 y Fb(Notes:)p Black Black 678 5832 a Fg(Class)27 +b(0:)p 997 5710 2085 4 v 995 5809 4 100 v 1039 5779 a(Arc)n(hitecture)g +(Lev)n(el)p 1749 5809 V 82 w(Execution)h(Mo)r(de)p 2426 +5809 V 83 w(Implemen)n(tation)p 3081 5809 V 997 5813 +2085 4 v 995 5912 4 100 v 1749 5912 V 2426 5912 V 3081 +5912 V 997 5915 2085 4 v Black 1839 6065 a(68)p Black +eop +%%Page: 69 69 +69 68 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 +b(1000)e(INSTR)n(UCTION)i(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 122 330 a Fd(Left)p Black 1 +TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +292 w(Middle)i(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g(Middle)g +(Middle)p Black 1 TeXcolorgray Black 1 TeXcolorgray Black +1 TeXcolorgray 290 w(Righ)n(t)p Black -86 459 a Fc(simrdtsc)560 +b(Sim)l(ulate)53 b(Read)f(Timer)560 b(simrdtsc)p 950 +806 1861 4 v 948 906 4 100 v 991 876 a Fg(31)622 b(24)p +1820 906 V 82 w(23)248 b(20)p 2318 906 V 82 w(19)p 2809 +906 V 948 1005 V 1820 1005 V 2318 1005 V 2809 1005 V +948 1105 V 1157 1075 a(0)p 950 1108 1861 4 v 948 1208 +4 100 v 1163 1178 a(op)r(co)r(de)28 b(0xe0)p 1820 1208 +V 429 w(A)p 2318 1208 V 260 w(op)r(co)r(de)f(0x0)p 2809 +1208 V 950 1211 1861 4 v 948 1311 4 100 v 1284 1281 a(8)g(bits)p +1820 1311 V 482 w(4)g(bits)p 2318 1311 V 292 w(3)g(bits)p +2809 1311 V 950 1314 1861 4 v -128 1759 a Fb(F)-11 b(ormat:)p +Black Black 171 2003 a Fa(simrdtsc)47 b(rA)-128 2398 +y Fb(Description:)p Black Black 171 2641 a Fa(For)g(simulator.)94 +b(Obsolete.)-128 3036 y Fb(Op)t(eration:)p Black Black +171 3271 a Fg(N/A)-128 3666 y Fb(Notes:)p Black Black +678 5832 a Fg(Class)27 b(0:)p 997 5710 2085 4 v 995 5809 +4 100 v 1039 5779 a(Arc)n(hitecture)g(Lev)n(el)p 1749 +5809 V 82 w(Execution)h(Mo)r(de)p 2426 5809 V 83 w(Implemen)n(tation)p +3081 5809 V 997 5813 2085 4 v 995 5912 4 100 v 1749 5912 +V 2426 5912 V 3081 5912 V 997 5915 2085 4 v Black 1839 +6065 a(69)p Black eop +%%Page: 70 70 +70 69 bop Black 2250 -179 a Fe(0.1.)64 b(OPENRISC)28 +b(1000)e(INSTR)n(UCTION)i(SET)p -128 -146 4016 4 v Black +-128 -8 V 1 TeXcolorgray 85 330 a Fd(Left)p Black 1 TeXcolorgray +Black 1 TeXcolorgray Black 1 TeXcolorgray 254 w(Middle)i(Middle)g +(Middle)g(Middle)g(Middle)g(Middle)g(Middle)h(Middle)p +Black 1 TeXcolorgray Black 1 TeXcolorgray Black 1 TeXcolorgray +251 w(Righ)n(t)p Black -86 459 a Fc(h.sc)l(hed)990 b(Sc)l(hedule)i +(h.sc)l(hed)p 1071 806 1619 4 v 1069 906 4 100 v 1112 +876 a Fg(15)248 b(12)p 1567 906 V 82 w(11)913 b(0)p 2688 +906 V 1071 909 1619 4 v 1069 1009 4 100 v 1124 979 a(op)r(co)r(de)27 +b(0xf)p 1567 1009 V 588 w(Z)p 2688 1009 V 1071 1012 1619 +4 v 1069 1112 4 100 v 1218 1082 a(4)g(bits)p 1567 1112 +V 586 w(12)g(bits)p 2688 1112 V 1071 1115 1619 4 v -128 +1560 a Fb(F)-11 b(ormat:)p Black Black 171 1804 a Fa(h.sched)47 +b(Z)-128 2198 y Fb(Description:)p Black Black 171 2442 +a Fa(Immediate)g(carries)g(static)g(scheduling)f(information)h(about)g +(instruction)g(scheduling.)171 2550 y(This)g(information)g(is)g +(generated)g(by)g(an)f(optimizing)h(compiler.)-128 2944 +y Fb(Op)t(eration:)p Black Black -128 3574 a(Notes:)p +Black Black 607 5832 a Fg(Class)26 b(3:)p 926 5710 2229 +4 v 924 5809 4 100 v 967 5779 a(Arc)n(hitecture)h(Lev)n(el)p +1677 5809 V 154 w(Execution)h(Mo)r(de)p 2497 5809 V 155 +w(Implemen)n(tation)p 3152 5809 V 926 5813 2229 4 v 924 +5912 4 100 v 1114 5882 a(Core)e(CPU)p 1677 5912 V 231 +w(User)h(and)g(Sup)r(ervisor)p 2497 5912 V 208 w(Optional)p +3152 5912 V 926 5915 2229 4 v Black 1839 6065 a(70)p +Black eop +%%Trailer +end +userdict /end-hook known{end-hook}if +%%EOF

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.