OpenCores
URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /
    from Rev 1323 to Rev 1324
    Reverse comparison

Rev 1323 → Rev 1324

/trunk/or1ksim/cpu/common/abstract.c
343,7 → 343,7
*breakpoint += CheckDebugUnit(DebugLoadAddress,memaddr); /* 28/05/01 CZ */
temp = evalsim_mem32_void(memaddr);
if (!cur_area) {
PRINTF("EXCEPTION: read out of memory (16-bit access to %.8lx)\n", memaddr);
PRINTF("EXCEPTION: read out of memory (32-bit access to %.8lx)\n", memaddr);
except_handle(EXCEPT_BUSERR, cur_vadd);
temp = 0;
}
517,7 → 517,7
{
unsigned long temp;
 
if (memaddr & 3) {
if (memaddr & 1) {
PRINTF("%s:%d %s(): ERR unaligned access\n", __FILE__, __LINE__, __FUNCTION__);
return 0;
}
587,11 → 587,6
{
unsigned char temp;
 
if (memaddr & 3) {
PRINTF("%s:%d %s(): ERR unaligned access\n", __FILE__, __LINE__, __FUNCTION__);
return 0;
}
cur_vadd = memaddr;
if (through_mmu)
809,7 → 804,7
dc_simulate_write(memaddr, value, 4);
 
if (cur_area && cur_area->log)
fprintf (cur_area->log, "[%08lx] -> write %08lx\n", memaddr, value);
fprintf (cur_area->log, "[%08lx] -> DIRECT write %08lx\n", memaddr, value);
}
 
 
849,7 → 844,7
int through_mmu, int through_dc)
{
 
if (memaddr & 3) {
if (memaddr & 1) {
PRINTF("%s:%d %s(): ERR unaligned access\n", __FILE__, __LINE__, __FUNCTION__);
return;
}
870,7 → 865,7
dc_simulate_write(memaddr, value, 2);
 
if (cur_area && cur_area->log)
fprintf (cur_area->log, "[%08lx] -> write %08x\n", memaddr, value);
fprintf (cur_area->log, "[%08lx] -> DIRECT write %08x\n", memaddr, value);
}
 
/* Set mem, 8-bit. */
903,11 → 898,6
int through_mmu, int through_dc)
{
 
if (memaddr & 3) {
PRINTF("%s:%d %s(): ERR unaligned access\n", __FILE__, __LINE__, __FUNCTION__);
return;
}
 
cur_vadd = memaddr;
if (through_mmu) {
924,7 → 914,7
dc_simulate_write(memaddr, value, 1);
 
if (cur_area && cur_area->log)
fprintf (cur_area->log, "[%08x] -> write %08x\n", memaddr, value);
fprintf (cur_area->log, "[%08x] -> DIRECT write %08x\n", memaddr, value);
}
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.