OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /
    from Rev 1497 to Rev 1498
    Reverse comparison

Rev 1497 → Rev 1498

/trunk/or1ksim/testbench/acv_uart.c
512,7 → 512,7
ASSERT(getreg (UART_IIR) == 0xc1); /* nothing should be happening */
setreg (UART_LCR, LCR_DIVL);
setreg (UART_DLH, 12 >> 8); /* Set relatively slow speed, so we can hanlde interrupts properly */
setreg (UART_DLL, 12 & 0xff);
setreg (UART_DLL, 6 & 0xff);
setreg (UART_LCR, 0x03); /* 8N1 @ 6 */
 
ASSERT (int_cnt == 0); /* We should not have got any interrupts before this test */
722,6 → 722,10
send_char ('!');
recv_char ('!');
MARK ();
 
/* Make sure the TX fifo and the TX serial reg. are empty */
ASSERT (getreg (UART_LSR) & LSR_TXFE);
ASSERT (getreg (UART_LSR) & LSR_TXE);
/* FCR2 - reset tx FIFO */
send_char_no_wait ('1');
729,7 → 733,7
// send_char ('1');
// send_char ('2');
setreg (UART_FCR, 4); /* Should clear '2' from fifo, but '1' should be sent OK */
ASSERT (getreg (UART_LSR) == 0x00); /* we should still be sending '1' */
ASSERT (getreg (UART_LSR) == 0x20); /* we should still be sending '1' */
NO_ERROR();
send_char ('*');
recv_char ('*');

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.