OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /
    from Rev 153 to Rev 154
    Reverse comparison

Rev 153 → Rev 154

/trunk/or1ksim/README.gdb
132,7 → 132,7
 
or32-rtems-gcc -g -c -o start.o start.s
or32-rtems-gcc -g -c -DOR1K -o dhry.o dhry.c
or32-rtems-ld -Ttext 0x100 -o dhry.or32 start.o dhry.o
or32-rtems-ld -Ttext 0x0 -o dhry.or32 start.o dhry.o
 
---------------------- CUT HERE -------------------------
 
145,7 → 145,8
# the start of all programs.
 
.text
.align 4
.align 4
.org 0x100 # The reset routine goes at 0x100
.proc _rst
.def _rst
.val _rst
158,12 → 159,12
.val .
.scl 101
.endef
l.addi r1,r0,0x7f00 # Set STACK to value 0x7f00
l.mfspr r3,r0,17 # Get SR value
l.ori r3,r3,2 # Set exception enable bit
l.mtspr r0,r3,17 # Enable exceptions
l.jal _main # Jump to main routine
l.addi r6,r1,0 # No arguments to main (DELAY SLOT)
l.addi r1,r0,0x7f00 # Set STACK to value 0x7f00
l.addi r2,r1,0x0 # FRAME and STACK are the same
l.mfspr r3,r0,17 # Get SR value
l.ori r3,r3,2 # Set exception enable bit
l.jal _main # Jump to main routine
l.mtspr r0,r3,17 # Enable exceptions (DELAY SLOT)
 
.endproc _rst
.def _rst
171,4 → 172,10
.scl -1
.endef
 
.org 0xFFC
l.nop # Guarantee the exception vector space
# does not have general purpose code
 
# C code starts at 0x1000
 
---------------------- CUT HERE -------------------------

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.