OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /
    from Rev 1550 to Rev 1551
    Reverse comparison

Rev 1550 → Rev 1551

/trunk/or1ksim/cpu/or32/dyn_rec_stubs.c
187,9 → 187,6
struct config config;
int immu_ex_from_insn;
 
/* FIXME: This needs to go */
oraddr_t pcprev;
 
/* FIXME: eval_insn should become this */
uint32_t eval_insn_direct(oraddr_t memaddr, int through_mmu)
{
/trunk/or1ksim/cpu/or32/execute.c
59,9 → 59,6
int multissue[20];
int issued_per_cycle = 4;
 
/* Previous program counter */
oraddr_t pcprev = 0;
 
/* Temporary program counter */
oraddr_t pcnext;
 
298,7 → 295,7
static inline void update_pc (void)
{
cpu_state.delay_insn = next_delay_insn;
pcprev = cpu_state.pc; /* Store value for later */
cpu_state.sprs[SPR_PPC] = cpu_state.pc; /* Store value for later */
cpu_state.pc = pcnext;
pcnext = cpu_state.delay_insn ? cpu_state.pc_delay : pcnext + 4;
}
/trunk/or1ksim/cpu/or1k/sprs.c
203,7 → 203,6
/* Get a specific SPR. */
uorreg_t mfspr(const uint16_t regno)
{
extern oraddr_t pcprev;
uorreg_t ret;
 
ret = cpu_state.sprs[regno];
211,8 → 210,6
switch (regno) {
case SPR_NPC:
ret = cpu_state.pc;
case SPR_PPC:
ret = pcprev;
case SPR_TTCR:
ret = spr_read_ttcr();
default:

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.