OpenCores
URL https://opencores.org/ocsvn/usbhostslave/usbhostslave/trunk

Subversion Repositories usbhostslave

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /
    from Rev 16 to Rev 17
    Reverse comparison

Rev 16 → Rev 17

/trunk/doc/README.txt
1,23 → 1,28
USBHostSlave has been successfully compiled using Quartus 4.1 with Servive Pack 2
USBHostSlave has been successfully compiled using Quartus 4.2
USBHostSlave has been tested in a SystemC simulation, and on a Altera Nios development kit Cyclone edition.
 
For those who wish to use a pre-configured Quartus project, I have included two files;
usbhostslaveQuartusProj.qar - Quartus project archive
usbHostSlaveNiosIDEProj.zip - NIOS IDE project zip file. You can use NIOS IDE File>>import to open the file
 
 
If you wish to replicate the hardware setup, then you will need to replace
the standard 50MHz oscillator with a 48MHz oscillator (Digikey XC280-ND),
and you will need a add a Santa Cruz daughter card with two USB transceivers.
 
If there is enough interest, I will consider producing a Santa Cruz daughter card
with the hardware required to support this core.
Please email me at sfielding@base2designs.com if you are interested in this option.
 
 
Release notes:
Version 6 - Feb 4th 2005. Fixed bit stuffing and de-stuffing. This version succesfully supports
control reads and writes to USB flash dongle
// Version 0.6 - Feb 4th 2005. Fixed bit stuffing and de-stuffing. This version succesfully supports
// control reads and writes to USB flash dongle
// Version 0.7 - Feb 24th 2005. Added support for isochronous transfers, fixed resume, connect and disconnect
// time outs, added low speed EOP keep alive. The TX bit rate is now controlled by
// SIETransmitter, and takes account of the requirement that SOF, and PREAMBLE are always full
// speed, and TX resume is always low speed.
// Fixed read clock recovery (readUSBWireData.v) issue which was resulting
// in missing receive packets.
// Fixed broken SOF Sync mode (where transacations are synchronized with the SOF transmission)
// by adding kludged delay to softranmit. This needs to be fixed properly.
// This version has undergone limited testing
// with full speed flash dongle, low speed keyboard, and a PC in full and low speed modes.
// Version 0.8 - June 24th 2005. Added bus access to the host SOFTimer. This version has been tested
// with uClinux, and is known to work with a full speed USB flash stick.
// Moving Opencores project status from Beta to done.
// TODO: Test isochronous mode, and low speed mode using uClinux driver
// Create a seperate clock domain for the bus interface
// Add frame period adjustment capability
// Add compilation flags for slave only and host only versions
// Create data bus width options beyond 8-bit
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.