OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /
    from Rev 1604 to Rev 1605
    Reverse comparison

Rev 1604 → Rev 1605

/trunk/or1ksim/cpu/or32/or32.c
20,6 → 20,9
 
/*
* $Log: not supported by cvs2svn $
* Revision 1.49 2005/11/06 16:23:07 nogj
* Fix parsing the destination register
*
* Revision 1.48 2005/11/03 19:01:50 lampret
* Added l.fl1
*
559,8 → 562,8
EF(l_extwz), 0, it_move },
{ "l.cmov", "rD,rA,rB", "11 0x8 DDDDD AAAAA BBBB B-00 ---- 0xE",
EF(l_cmov), OR32_R_FLAG, it_move },
{ "l.ff1", "rD,rA", "11 0x8 DDDDD AAAAA ---- --00 ---- 0xF", EFI, 0,
it_arith },
{ "l.ff1", "rD,rA", "11 0x8 DDDDD AAAAA ---- --00 ---- 0xF",
EF(l_ff1), 0, it_arith },
{ "l.fl1", "rD,rA", "11 0x8 DDDDD AAAAA ---- --01 ---- 0xF", EFI, 0,
it_arith },
 
/trunk/gen_or1k_isa/sources/or32.c
20,6 → 20,9
 
/*
* $Log: not supported by cvs2svn $
* Revision 1.49 2005/11/06 16:23:07 nogj
* Fix parsing the destination register
*
* Revision 1.48 2005/11/03 19:01:50 lampret
* Added l.fl1
*
559,8 → 562,8
EF(l_extwz), 0, it_move },
{ "l.cmov", "rD,rA,rB", "11 0x8 DDDDD AAAAA BBBB B-00 ---- 0xE",
EF(l_cmov), OR32_R_FLAG, it_move },
{ "l.ff1", "rD,rA", "11 0x8 DDDDD AAAAA ---- --00 ---- 0xF", EFI, 0,
it_arith },
{ "l.ff1", "rD,rA", "11 0x8 DDDDD AAAAA ---- --00 ---- 0xF",
EF(l_ff1), 0, it_arith },
{ "l.fl1", "rD,rA", "11 0x8 DDDDD AAAAA ---- --01 ---- 0xF", EFI, 0,
it_arith },
 
/trunk/gen_or1k_isa/sources/opcode/or32.c
20,6 → 20,9
 
/*
* $Log: not supported by cvs2svn $
* Revision 1.49 2005/11/06 16:23:07 nogj
* Fix parsing the destination register
*
* Revision 1.48 2005/11/03 19:01:50 lampret
* Added l.fl1
*
559,8 → 562,8
EF(l_extwz), 0, it_move },
{ "l.cmov", "rD,rA,rB", "11 0x8 DDDDD AAAAA BBBB B-00 ---- 0xE",
EF(l_cmov), OR32_R_FLAG, it_move },
{ "l.ff1", "rD,rA", "11 0x8 DDDDD AAAAA ---- --00 ---- 0xF", EFI, 0,
it_arith },
{ "l.ff1", "rD,rA", "11 0x8 DDDDD AAAAA ---- --00 ---- 0xF",
EF(l_ff1), 0, it_arith },
{ "l.fl1", "rD,rA", "11 0x8 DDDDD AAAAA ---- --01 ---- 0xF", EFI, 0,
it_arith },
 
/trunk/insight/opcodes/or32.c
20,6 → 20,9
 
/*
* $Log: not supported by cvs2svn $
* Revision 1.49 2005/11/06 16:23:07 nogj
* Fix parsing the destination register
*
* Revision 1.48 2005/11/03 19:01:50 lampret
* Added l.fl1
*
559,8 → 562,8
EF(l_extwz), 0, it_move },
{ "l.cmov", "rD,rA,rB", "11 0x8 DDDDD AAAAA BBBB B-00 ---- 0xE",
EF(l_cmov), OR32_R_FLAG, it_move },
{ "l.ff1", "rD,rA", "11 0x8 DDDDD AAAAA ---- --00 ---- 0xF", EFI, 0,
it_arith },
{ "l.ff1", "rD,rA", "11 0x8 DDDDD AAAAA ---- --00 ---- 0xF",
EF(l_ff1), 0, it_arith },
{ "l.fl1", "rD,rA", "11 0x8 DDDDD AAAAA ---- --01 ---- 0xF", EFI, 0,
it_arith },
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.