OpenCores
URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

Compare Revisions

  • This comparison shows the changes necessary to convert path 
    /
    from Rev 17 to Rev 18
    ↔ Reverse comparison
  •

Rev 17 → Rev 18

/trunk/rtl/verilog/aeMB_testbench.v File deleted
/trunk/rtl/verilog/aeMB_regfile.v
1,5 → 1,5
/*
* $Id: aeMB_regfile.v,v 1.7 2007-04-11 16:30:06 sybreon Exp $
* $Id: aeMB_regfile.v,v 1.8 2007-04-12 20:21:33 sybreon Exp $
*
* AEMB Register File
* Copyright (C) 2006 Shawn Tan Ser Ngiap <shawn.tan@aeste.net>
25,6 → 25,9
*
* HISTORY
* $Log: not supported by cvs2svn $
* Revision 1.7 2007/04/11 16:30:06 sybreon
* Cosmetic changes
*
* Revision 1.6 2007/04/11 04:30:43 sybreon
* Added pipeline stalling from incomplete bus cycles.
* Separated sync and async portions of code.
414,10 → 417,6
end
end
always @(negedge nclk) begin
if ((fWE & (rRD_== 5'd0)) || (fLNK & (rRD_== 5'd0)) || (fLD & (rRD_== 5'd0))) $displayh("!!! Warning: Write to R0 !!!");
end
endmodule // aeMB_regfile
 
 
/trunk/sim/verilog/testbench.v
0,0 → 1,137
/*
* $Id: testbench.v,v 1.1 2007-04-12 20:21:34 sybreon Exp $
*
* AEMB Generic Testbench
* Copyright (C) 2006 Shawn Tan Ser Ngiap <shawn.tan@aeste.net>
*
* This library is free software; you can redistribute it and/or modify it
* under the terms of the GNU Lesser General Public License as published by
* the Free Software Foundation; either version 2.1 of the License,
* or (at your option) any later version.
*
* This library is distributed in the hope that it will be useful, but
* WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
* or FITNESS FOR A PARTICULAR PURPOSE. See the GNU Lesser General Public
* License for more details.
*
* You should have received a copy of the GNU Lesser General Public License
* along with this library; if not, write to the Free Software Foundation, Inc.,
* 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
*
* DESCRIPTION
* Top level test bench and fake RAM/ROM.
*
* HISTORY
* $Log: not supported by cvs2svn $
* Revision 1.4 2007/04/11 04:30:43 sybreon
* Added pipeline stalling from incomplete bus cycles.
* Separated sync and async portions of code.
*
* Revision 1.3 2007/04/04 14:08:34 sybreon
* Added initial interrupt/exception support.
*
* Revision 1.2 2007/04/04 06:11:59 sybreon
* Extended testbench code
*
* Revision 1.1 2007/03/09 17:52:17 sybreon
* initial import
*
*/
 
module testbench ();
parameter ISIZ = 16;
parameter DSIZ = 16;
reg sys_clk_i, sys_rst_i, sys_int_i, sys_exc_i;
 
initial begin
$dumpfile("dump.vcd");
$dumpvars(1,dut);
end
initial begin
sys_clk_i = 1;
sys_rst_i = 0;
sys_int_i = 0;
sys_exc_i = 0;
#10 sys_rst_i = 1;
#10000 sys_int_i = 1;
#100 sys_int_i = 0;
end
initial fork
//#100000 $displayh("\nTest Completed.");
//#11000 $finish;
join
always #5 sys_clk_i = ~sys_clk_i;
 
// FAKE ROM
reg [31:0] rom [0:65535];
wire [31:0] iwb_dat_i;
reg iwb_ack_i, dwb_ack_i;
wire [ISIZ-1:0] iwb_adr_o;
wire iwb_stb_o;
wire dwb_stb_o;
 
// FAKE RAM
reg [31:0] ram [0:65535];
wire [31:0] dwb_dat_i;
reg [31:0] dwblat;
wire dwb_we_o;
reg [DSIZ-1:2] dadr,iadr;
wire [31:0] dwb_dat_o;
wire [DSIZ-1:0] dwb_adr_o;
 
assign dwb_dat_i = ram[dadr];
assign iwb_dat_i = ram[iadr];
always @(posedge sys_clk_i) begin
iwb_ack_i <= #1 iwb_stb_o;
//& $random;
dwb_ack_i <= #1 dwb_stb_o;
//& $random;
iadr <= #1 iwb_adr_o[ISIZ-1:2];
ram[dwb_adr_o[DSIZ-1:2]] <= (dwb_we_o & dwb_stb_o) ? dwb_dat_o : ram[dwb_adr_o[DSIZ-1:2]];
dwblat <= dwb_adr_o;
dadr <= dwb_adr_o[DSIZ-1:2];
end
 
integer i;
initial begin
for (i=0;i<65535;i=i+1) begin
ram[i] <= 32'h0;
end
#1 $readmemh("aeMB.rom",ram);
end
 
always @(negedge sys_clk_i) begin
$write("\nT: ",$stime);
if (iwb_stb_o & iwb_ack_i)
$writeh("\tPC: 0x",iwb_adr_o,"=0x",iwb_dat_i);
if (dwb_stb_o & dwb_we_o & dwb_ack_i)
$writeh("\tST: 0x",dwb_adr_o,"=0x",dwb_dat_o);
if (dwb_stb_o & ~dwb_we_o & dwb_ack_i)
$writeh("\tLD: 0x",dwb_adr_o,"=0x",dwb_dat_i);
 
if (dut.regfile.wDWE)
$writeh("\tR",dut.regfile.rRD_,"=",dut.regfile.wDDAT,";");
if ((dwb_adr_o == 16'h8888) && (dwb_dat_o == 32'h7a55ed00))
$display("*** SERVICE ***");
 
if (dut.control.rFSM == 2'o1)
$display("*** INTERRUPT ***");
 
end // always @ (posedge sys_clk_i)
aeMB_core #(ISIZ,DSIZ)
dut (
.sys_int_i(sys_int_i),.sys_exc_i(sys_exc_i),
.dwb_ack_i(dwb_ack_i),.dwb_stb_o(dwb_stb_o),.dwb_adr_o(dwb_adr_o),
.dwb_dat_o(dwb_dat_o),.dwb_dat_i(dwb_dat_i),.dwb_we_o(dwb_we_o),
.iwb_adr_o(iwb_adr_o),.iwb_dat_i(iwb_dat_i),.iwb_stb_o(iwb_stb_o),
.iwb_ack_i(iwb_ack_i),
.sys_clk_i(sys_clk_i), .sys_rst_i(sys_rst_i)
);
endmodule // testbench
/trunk/sim/cversim
1,4 → 1,7
#!/bin/sh
# $Id: cversim,v 1.1 2007-03-09 17:41:55 sybreon Exp $
# $Id: cversim,v 1.2 2007-04-12 20:21:33 sybreon Exp $
# $Log: not supported by cvs2svn $
cver $@ ../rtl/verilog/*.v
# Revision 1.1 2007/03/09 17:41:55 sybreon
# initial import
#
cver -q -w $@ ../rtl/verilog/*.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.