OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /
    from Rev 183 to Rev 184
    Reverse comparison

Rev 183 → Rev 184

/openrisc/trunk/gnu-src/newlib-1.17.0/libgloss/or32/read-uart.c
67,9 → 67,9
#ifdef UART_AUTO_ECHO
_uart_putc (buf[i]);
#endif
if (('\n' == buf[i]) || ('\r' == buf[i]))
/* Return partial buffer if we get EOL */
if ('\n' == buf[i])
{
buf[i] = 0; /* End of string */
return i;
}
}
/openrisc/trunk/gnu-src/newlib-1.17.0/libgloss/or32/crt0.S
387,7 → 387,7
 
/* Initialise UART in a C function. If the UART isn't present, we'll */
/* link against a dummy function. */
l.jal _uart_init
l.jal __uart_init
l.nop
 
/* Jump to main program entry point (argc = argv = envp = 0) */
/openrisc/trunk/gnu-src/newlib-1.17.0/libgloss/or32/write-uart.c
46,11 → 46,6
static void
outbyte (char c)
{
if ('\n' == c)
{
_uart_putc ('\r');
}
 
_uart_putc (c);
 
} /* outbyte () */
/openrisc/trunk/gnu-src/newlib-1.17.0/libgloss/or32/uart-dummy.c
40,6 → 40,6
It does nothing!
/* -------------------------------------------------------------------------- */
void
uart_init ()
_uart_init ()
{
} /* uart_init () */
} /* _uart_init () */
/openrisc/trunk/gnu-src/newlib-1.17.0/libgloss/or32/uart.c
108,16 → 108,8
/* Wait until we are free to transmit */
WAIT_FOR_THRE;
 
/* Put the character to be trasmitted. If it is newline (line feed) add a
carriage return, and wait until it has gone. */
/* Put the character to be transmitted and wait until it has gone. */
UREG8 (UART_TX) = c;
 
if ('\n' == c)
{
WAIT_FOR_THRE;
UREG8 (UART_TX) = '\r';
}
 
WAIT_FOR_XMITR;
 
} /* _uart_putc () */
/openrisc/trunk/gnu-src/newlib-1.17.0/libgloss/or32/sim-uart.cfg
0,0 → 1,151
/* sim.cfg -- Simulator config file for use with Newlib
*
* Copyright (C) 2010, Embecosm Limited <info@embecosm.com>
*
* Contributor Jeremy Bennett <jeremy.bennett@embecosm.com>
*
* This file is part of Newlib.
*
* This program is free software; you can redistribute it and/or modify it
* under the terms of the GNU General Public License as published by the Free
* Software Foundation; either version 2 of the License, or (at your option)
* any later version.
*
* This program is distributed in the hope that it will be useful, but WITHOUT
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
* more details.
*
* You should have received a copy of the GNU General Public License along
* with this program; if not, write to the Free Software Foundation, Inc., 675
* Mass Ave, Cambridge, MA 02139, USA. */
/* -------------------------------------------------------------------------- */
/* This script is suitable for use with Or1ksim when used with newlib. There
* are versions of this library which use a UART for input/output and a
* version which provides just output via l.nop.
*
* For explanation of the different fields, see the default simulation
* configuration file supplied with or1ksim (sim.cfg). */
/* -------------------------------------------------------------------------- */
 
section memory
name = "RAM"
type = unknown
ce = 0
mc = 0
baseaddr = 0x00000000
size = 0x00800000
delayr = 1
delayw = 2
end
 
section sim
verbose = 0
debug = 0
profile = 0
history = 0
clkcycle = 40ns /* 25MHz clock */
end
 
section cpu
ver = 0x12
cfg = 0x00
rev = 0x0001
superscalar = 0
hazards = 0
dependstats = 0
sbuf_len = 0
end
 
/* Option sections which may be disabled on enabled, according to the precise
options in or1ksim_board.h and the version of the library selected. */
 
section ic
enabled = 1
nsets = 256
nways = 1
blocksize = 16
hitdelay = 20
missdelay = 20
end
 
section dc
enabled = 0
nsets = 512
nways = 1
blocksize = 16
load_hitdelay = 20
load_missdelay = 20
store_hitdelay = 20
store_missdelay = 20
end
 
section uart
enabled = 1
baseaddr = 0x90000000
channel = "xterm:"
16550 = 1
end
 
section debug
enabled = 0
end
 
/* Disabled Sections. The first one needs all its additional fields due to a
bug in Or1ksim */
 
section immu
enabled = 0
end
 
section dmmu
enabled = 0
end
 
section VAPI
enabled = 0
end
 
section dma
enabled = 0
end
 
section pm
enabled = 0
end
 
section bpb
enabled = 0
end
 
section ethernet
enabled = 0
end
 
section gpio
enabled = 0
end
 
section ata
enabled = 0
end
 
section vga
enabled = 0
end
 
section fb
enabled = 0
end
 
section kbd
enabled = 0
end
 
section mc
enabled = 0
end
 
section pic
enabled = 0
end

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.