OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /
    from Rev 20 to Rev 21
    Reverse comparison

Rev 20 → Rev 21

/trunk/or1ksim/AUTHORS
9,3 → 9,6
Added support for GNU readline aswell as adopted
it to GNU autoconf and automake.
 
Jimmy Chen-Min Chen, <jimmy@ee.nctu.edu.tw>
Defined and Added support for OR16 ISA(cpu/or16).
05/04/2000
/trunk/or1ksim/README
67,3 → 67,4
 
29/Feb/2000, Damjan Lampret email:lampret@opencores.org
03/Mar/2000, Johan Rydberg email:johan.rydberg@netinsight.net
04/May/2000, Jimmy Chen-Min Chen email:jimmy@ee.nctu.edu.tw
/trunk/or1ksim/toplevel.c
41,7 → 41,7
#include "execute.h"
 
/* CVS revision number. */
static const char rcsrev[] = "$Revision: 1.5 $";
static const char rcsrev[] = "$Revision: 1.6 $";
 
/* Continuos run versus single step tracing switch. */
int cont_run;
53,6 → 53,7
"q",
"t",
"help",
"de",
"dm",
"run",
"pr",
100,7 → 101,7
printf ("OpenRISC 1000 (OR16+OR32) Architectural Simulator, %s\n", rcsrev);
printf ("Copyright (C) 1999 Damjan Lampret, lampret@opencores.org\n");
printf ("Copyright (C) 2000 Damjan Lampret, lampret@opencores.org\n");
printf (" Jimmy Chen-Min Chen, jimmy87@sunplus.com.tw\n");
printf (" Jimmy Chen-Min Chen, jimmy@ee.nctu.edu.tw\n");
printf (" Johan Rydberg, johan.rydberg@insight.se\n");
printf ("Visit http://www.opencores.org for more information about ");
printf ("OpenRISC 1000 and\nother open source cores.\n\n");
119,6 → 120,7
printf("run <cycles> [<hush>] - execute <cycles> instructions, no reg dump if hush\n");
printf("pr <r> <value> - patch register <r> with <value>\n");
printf("dm <fromaddr> [<toaddr>] - display memory from <fromaddr> to <toaddr>\n");
printf("de - debug insn memory\n");
printf("pm <addr> <value> - patch memory location <addr> with <value>\n");
printf("pc <value> - patch PC register with <value>\n");
printf("break <addr> - toggle breakpoint at address <addr>\n");
130,6 → 132,8
printf("help - available commands (this list)\n");
}
 
void debugmem();
 
main(argc, argv)
int argc;
char *argv[];
263,6 → 267,9
if (strcmp(item1, "r") == 0) { /* dump regs */
dumpreg();
} else
if (strcmp(item1, "de") == 0) { /* reset simulator */
debugmem();
} else
if (strcmp(item1, "reset") == 0) { /* reset simulator */
reset();
} else
451,3 → 458,19
 
return s;
}
 
void debugmem() {
int i;
printf("starting to dump mem...\n");
for(i=0; i<500; i++) {
printf("i=%x :: ", i);
if(strlen(mem[i].label) != 0)
printf("label: %s |", mem[i].label);
printf("%s ", mem[i].insn);
if(strlen(mem[i].op1) != 0) printf("%s ", mem[i].op1);
if(strlen(mem[i].op2) != 0) printf("%s ", mem[i].op2);
if(strlen(mem[i].op3) != 0) printf("%s ", mem[i].op3);
if(strlen(mem[i].op4) != 0) printf("%s ", mem[i].op4);
printf("\n");
}
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.