OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /
    from Rev 203 to Rev 204
    Reverse comparison

Rev 203 → Rev 204

/open8_urisc/trunk/VHDL/o8_sdlc_if.vhd
57,10 → 57,7
-- **** This location serves as the status register for the receive
-- 1) This value is only updated on reception of a full frame, indicated
-- by a start followed by a stop flag. Incomplete frames are ignored.
-- 2) If the packet CRC matches the transmitted CRC, the packet is
-- considered valid, and the received length (less CRC) is written.
-- 3) If the packet CRC doesn't match, a value of ERR_CHECKSUM is written.
-- 4) If too many bytes are received (buffer overflow), a value of
-- 2) If too many bytes are received (buffer overflow), a value of
-- ERR_LENGTH is written.
 
library ieee;
/open8_urisc/trunk/VHDL/sdlc_serial_rx.vhd
31,7 → 31,7
-- start/stop flags automatically.
--
-- Also, the receiver will automatically idle itself between frames in the
-- event the frame state is lost by detecting 16 or more consecutive '1's.
-- event the frame state is lost by detecting 7 or more consecutive '1's.
-- (This assumes the transmitter continuously drives the clock).
--
-- Further, a second shift register listens for the SDLC Flag (0x7E) and will
/open8_urisc/trunk/VHDL/sdlc_serial_txfsm.vhd
21,7 → 21,7
-- (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
-- THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
--
-- VHDL Units : sdlc_serial_arbfsm
-- VHDL Units : sdlc_serial_txfsm
-- Description: Handles packet transmit functions by pulling the length from
-- a predefined control/status field, then loading the packet
-- contents from the dual-port memory and writing them to the

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.