OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

Compare Revisions

  • This comparison shows the changes necessary to convert path 
    /
    from Rev 218 to Rev 219
    ↔ Reverse comparison
  •

Rev 218 → Rev 219

/openrisc/trunk/gnu-src/binutils-2.20.1/gas/testsuite/ChangeLog
1,3 → 1,24
2010-07-23 Jeremy Bennett <jeremy.bennett@embecosm.com>
 
* gas/all/gas.exp <run_dump_test redef3>: Not expected to fail for
or32.
<run_dump_test forward>: Expected to fail for OR32 (assume this,
since it is the case for MIPS).
* gas/or32/addi.d: Corrected l.addi opcode value and negative
operand format.
* gas/or32/allinsns.d: Updated to match allinsns.s. Opcode value
for l.addi, l.rfe, l.mfspr, l.mtspr corrected. Hex immediate
operands used.
* gas/or32/allinsns.s: Removed l_bal, changed l_brk to l_trap,
removed operand from l_rfe, l_mfsr changed to l_mfspr and operand
format changed, l_mtsr changed to l_mtspr and operand
format changed, l_lw changed to l_lwz, test for l.lws added,
removed l_subi.
* gas/or32/lohi.d: Corrected l.addi opcode value and negative
operand format.
* gas/or32/store.d: Corrected to use l.lwz
* gas/or32/store.s: Corrected to use l.lwz
 
2010-02-08 Christophe Lyon <christophe.lyon@st.com>
 
* gas/arm/branch-reloc.s, gas/arm/branch-reloc.d,
/openrisc/trunk/gnu-src/binutils-2.20.1/gas/testsuite/gas/or32/allinsn.s
1,15 → 1,11
.data
foodata: .word 42
.text
footext:
.text
.global l_j
l_j:
l.j footext
l.j l_j
.text
.global l_jal
l_jal:
l.jal footext
l.jal l_jal
.text
.global l_jr
l_jr:
19,25 → 15,21
l_jalr:
l.jalr r0
.text
.global l_bal
l_bal:
l.bal footext
.text
.global l_bnf
l_bnf:
l.bnf footext
l.bnf l_bnf
.text
.global l_bf
l_bf:
l.bf footext
l.bf l_bf
.text
.global l_brk
l_brk:
l.brk 0
.global l_trap
l_trap:
l.trap 0
.text
.global l_rfe
l_rfe:
l.rfe r0
l.rfe
.text
.global l_sys
l_sys:
51,18 → 43,22
l_movhi:
l.movhi r0,0
.text
.global l_mfsr
l_mfsr:
l.mfsr r0,r0
.global l_mfspr
l_mfspr:
l.mfspr r0,r0,0
.text
.global l_mtsr
l_mtsr:
l.mtsr r0,r0
.global l_mtspr
l_mtspr:
l.mtspr r0,r0,0
.text
.global l_lw
l_lw:
l.lw r0,0(r0)
.global l_lwz
l_lwz:
l.lwz r0,0(r0)
.text
.global l_lws
l_lws:
l.lws r0,0(r0)
.text
.global l_lbz
l_lbz:
l.lbz r0,0(r0)
135,10 → 131,6
l_sub:
l.sub r0,r0,r0
.text
.global l_subi
l_subi:
l.subi r0,r0,0
.text
.global l_and
l_and:
l.and r0,r0,r0
/openrisc/trunk/gnu-src/binutils-2.20.1/gas/testsuite/gas/or32/allinsn.d
8,194 → 8,189
 
00000000 <l_j>:
0: 00 00 00 00 l.j 0 <l_j>
0: R_OPENRISC_INSN_ABS_26 .text
 
00000004 <l_jal>:
4: 04 00 00 00 l.jal 0 <l_j>
4: R_OPENRISC_INSN_ABS_26 .text
4: 04 00 00 00 l.jal 4 <l_jal>
 
00000008 <l_jr>:
8: 14 00 00 00 l.jr r0
8: 44 00 00 00 l.jr r0
 
0000000c <l_jalr>:
c: 14 20 00 00 l.jalr r0
c: 48 00 00 00 l.jalr r0
 
00000010 <l_bal>:
10: 0b ff ff fc l.bal 0 <l_j>
00000010 <l_bnf>:
10: 0c 00 00 00 l.bnf 10 <l_bnf>
 
00000014 <l_bnf>:
14: 0f ff ff fb l.bnf 0 <l_j>
00000014 <l_bf>:
14: 10 00 00 00 l.bf 14 <l_bf>
 
00000018 <l_bf>:
18: 13 ff ff fa l.bf 0 <l_j>
00000018 <l_trap>:
18: 21 00 00 00 l.trap 0x0
 
0000001c <l_brk>:
1c: 17 00 00 00 l.brk 0x0
0000001c <l_rfe>:
1c: 24 00 00 00 l.rfe
 
00000020 <l_rfe>:
20: 14 40 00 00 l.rfe r0
00000020 <l_sys>:
20: 20 00 00 00 l.sys 0x0
 
00000024 <l_sys>:
24: 16 00 00 00 l.sys 0x0
00000024 <l_nop>:
24: 15 00 00 00 l.nop 0x0
 
00000028 <l_nop>:
28: 15 00 00 00 l.nop
00000028 <l_movhi>:
28: 18 00 00 00 l.movhi r0,0x0
 
0000002c <l_movhi>:
2c: 18 00 00 00 l.movhi r0,0
0000002c <l_mfspr>:
2c: b4 00 00 00 l.mfspr r0,r0,0x0
 
00000030 <l_mfsr>:
30: 1c 00 00 00 l.mfsr r0,r0
00000030 <l_mtspr>:
30: c0 00 00 00 l.mtspr r0,r0,0x0
 
00000034 <l_mtsr>:
34: 40 00 00 00 l.mtsr r0,r0
00000034 <l_lwz>:
34: 84 00 00 00 l.lwz r0,0x0\(r0\)
 
00000038 <l_lw>:
38: 80 00 00 00 l.lw r0,0\(r0\)
00000038 <l_lws>:
38: 88 00 00 00 l.lws r0,0x0\(r0\)
 
0000003c <l_lbz>:
3c: 84 00 00 00 l.lbz r0,0\(r0\)
3c: 8c 00 00 00 l.lbz r0,0x0\(r0\)
 
00000040 <l_lbs>:
40: 88 00 00 00 l.lbs r0,0\(r0\)
40: 90 00 00 00 l.lbs r0,0x0\(r0\)
 
00000044 <l_lhz>:
44: 8c 00 00 00 l.lhz r0,0\(r0\)
44: 94 00 00 00 l.lhz r0,0x0\(r0\)
 
00000048 <l_lhs>:
48: 90 00 00 00 l.lhs r0,0\(r0\)
48: 98 00 00 00 l.lhs r0,0x0\(r0\)
 
0000004c <l_sw>:
4c: d4 00 00 00 l.sw 0\(r0\),r0
4c: d4 00 00 00 l.sw 0x0\(r0\),r0
 
00000050 <l_sb>:
50: d8 00 00 00 l.sb 0\(r0\),r0
50: d8 00 00 00 l.sb 0x0\(r0\),r0
 
00000054 <l_sh>:
54: dc 00 00 00 l.sh 0\(r0\),r0
54: dc 00 00 00 l.sh 0x0\(r0\),r0
 
00000058 <l_sll>:
58: e0 00 00 08 l.sll r0,r0,r0
 
0000005c <l_slli>:
5c: b4 00 00 00 l.slli r0,r0,0x0
5c: b8 00 00 00 l.slli r0,r0,0x0
 
00000060 <l_srl>:
60: e0 00 00 28 l.srl r0,r0,r0
60: e0 00 00 48 l.srl r0,r0,r0
 
00000064 <l_srli>:
64: b4 00 00 20 l.srli r0,r0,0x0
64: b8 00 00 40 l.srli r0,r0,0x0
 
00000068 <l_sra>:
68: e0 00 00 48 l.sra r0,r0,r0
68: e0 00 00 88 l.sra r0,r0,r0
 
0000006c <l_srai>:
6c: b4 00 00 40 l.srai r0,r0,0x0
6c: b8 00 00 80 l.srai r0,r0,0x0
 
00000070 <l_ror>:
70: e0 00 00 88 l.ror r0,r0,r0
70: e0 00 00 c8 l.ror r0,r0,r0
 
00000074 <l_rori>:
74: b4 00 00 80 l.rori r0,r0,0x0
74: b8 00 00 c0 l.rori r0,r0,0x0
 
00000078 <l_add>:
78: e0 00 00 00 l.add r0,r0,r0
 
0000007c <l_addi>:
7c: 94 00 00 00 l.addi r0,r0,0
7c: 9c 00 00 00 l.addi r0,r0,0x0
 
00000080 <l_sub>:
80: e0 00 00 02 l.sub r0,r0,r0
 
00000084 <l_subi>:
84: 9c 00 00 00 l.subi r0,r0,0
00000084 <l_and>:
84: e0 00 00 03 l.and r0,r0,r0
 
00000088 <l_and>:
88: e0 00 00 03 l.and r0,r0,r0
00000088 <l_andi>:
88: a4 00 00 00 l.andi r0,r0,0x0
 
0000008c <l_andi>:
8c: a0 00 00 00 l.andi r0,r0,0
0000008c <l_or>:
8c: e0 00 00 04 l.or r0,r0,r0
 
00000090 <l_or>:
90: e0 00 00 04 l.or r0,r0,r0
00000090 <l_ori>:
90: a8 00 00 00 l.ori r0,r0,0x0
 
00000094 <l_ori>:
94: a4 00 00 00 l.ori r0,r0,0
00000094 <l_xor>:
94: e0 00 00 05 l.xor r0,r0,r0
 
00000098 <l_xor>:
98: e0 00 00 05 l.xor r0,r0,r0
00000098 <l_xori>:
98: ac 00 00 00 l.xori r0,r0,0x0
 
0000009c <l_xori>:
9c: a8 00 00 00 l.xori r0,r0,0
0000009c <l_mul>:
9c: e0 00 03 06 l.mul r0,r0,r0
 
000000a0 <l_mul>:
a0: e0 00 00 06 l.mul r0,r0,r0
000000a0 <l_muli>:
a0: b0 00 00 00 l.muli r0,r0,0x0
 
000000a4 <l_muli>:
a4: ac 00 00 00 l.muli r0,r0,0
000000a4 <l_div>:
a4: e0 00 03 09 l.div r0,r0,r0
 
000000a8 <l_div>:
a8: e0 00 00 09 l.div r0,r0,r0
000000a8 <l_divu>:
a8: e0 00 03 0a l.divu r0,r0,r0
 
000000ac <l_divu>:
ac: e0 00 00 0a l.divu r0,r0,r0
000000ac <l_sfgts>:
ac: e5 40 00 00 l.sfgts r0,r0
 
000000b0 <l_sfgts>:
b0: e4 c0 00 00 l.sfgts r0,r0
000000b0 <l_sfgtu>:
b0: e4 40 00 00 l.sfgtu r0,r0
 
000000b4 <l_sfgtu>:
b4: e4 40 00 00 l.sfgtu r0,r0
000000b4 <l_sfges>:
b4: e5 60 00 00 l.sfges r0,r0
 
000000b8 <l_sfges>:
b8: e4 e0 00 00 l.sfges r0,r0
000000b8 <l_sfgeu>:
b8: e4 60 00 00 l.sfgeu r0,r0
 
000000bc <l_sfgeu>:
bc: e4 60 00 00 l.sfgeu r0,r0
000000bc <l_sflts>:
bc: e5 80 00 00 l.sflts r0,r0
 
000000c0 <l_sflts>:
c0: e5 00 00 00 l.sflts r0,r0
000000c0 <l_sfltu>:
c0: e4 80 00 00 l.sfltu r0,r0
 
000000c4 <l_sfltu>:
c4: e4 80 00 00 l.sfltu r0,r0
000000c4 <l_sfles>:
c4: e5 a0 00 00 l.sfles r0,r0
 
000000c8 <l_sfles>:
c8: e5 20 00 00 l.sfles r0,r0
000000c8 <l_sfleu>:
c8: e4 a0 00 00 l.sfleu r0,r0
 
000000cc <l_sfleu>:
cc: e4 a0 00 00 l.sfleu r0,r0
000000cc <l_sfgtsi>:
cc: bd 40 00 00 l.sfgtsi r0,0x0
 
000000d0 <l_sfgtsi>:
d0: b8 c0 00 00 l.sfgtsi r0,0
000000d0 <l_sfgtui>:
d0: bc 40 00 00 l.sfgtui r0,0x0
 
000000d4 <l_sfgtui>:
d4: b8 40 00 00 l.sfgtui r0,0x0
000000d4 <l_sfgesi>:
d4: bd 60 00 00 l.sfgesi r0,0x0
 
000000d8 <l_sfgesi>:
d8: b8 e0 00 00 l.sfgesi r0,0
000000d8 <l_sfgeui>:
d8: bc 60 00 00 l.sfgeui r0,0x0
 
000000dc <l_sfgeui>:
dc: b8 60 00 00 l.sfgeui r0,0x0
000000dc <l_sfltsi>:
dc: bd 80 00 00 l.sfltsi r0,0x0
 
000000e0 <l_sfltsi>:
e0: b9 00 00 00 l.sfltsi r0,0
000000e0 <l_sfltui>:
e0: bc 80 00 00 l.sfltui r0,0x0
 
000000e4 <l_sfltui>:
e4: b8 80 00 00 l.sfltui r0,0x0
000000e4 <l_sflesi>:
e4: bd a0 00 00 l.sflesi r0,0x0
 
000000e8 <l_sflesi>:
e8: b9 20 00 00 l.sflesi r0,0
000000e8 <l_sfleui>:
e8: bc a0 00 00 l.sfleui r0,0x0
 
000000ec <l_sfleui>:
ec: b8 a0 00 00 l.sfleui r0,0x0
000000ec <l_sfeq>:
ec: e4 00 00 00 l.sfeq r0,r0
 
000000f0 <l_sfeq>:
f0: e4 00 00 00 l.sfeq r0,r0
000000f0 <l_sfeqi>:
f0: bc 00 00 00 l.sfeqi r0,0x0
 
000000f4 <l_sfeqi>:
f4: b8 00 00 00 l.sfeqi r0,0
000000f4 <l_sfne>:
f4: e4 20 00 00 l.sfne r0,r0
 
000000f8 <l_sfne>:
f8: e4 20 00 00 l.sfne r0,r0
 
000000fc <l_sfnei>:
fc: b8 20 00 00 l.sfnei r0,0
000000f8 <l_sfnei>:
f8: bc 20 00 00 l.sfnei r0,0x0
/openrisc/trunk/gnu-src/binutils-2.20.1/gas/testsuite/gas/or32/addi.d
7,4 → 7,4
Disassembly of section .text:
 
00000000 <l_addi>:
0: 94 22 ff ff l.addi r1,r2,-1
0: 9c 22 ff ff l.addi r1,r2,0xffffffff
/openrisc/trunk/gnu-src/binutils-2.20.1/gas/testsuite/gas/or32/lohi.d
7,7 → 7,7
Disassembly of section .text:
 
00000000 <l_lo>:
0: 94 21 be ef l.addi r1,r1,-16657
0: 9c 21 be ef l.addi r1,r1,0xffffbeef
 
00000004 <l_hi>:
4: 18 20 de ad l.movhi r1,-8531
4: 18 20 de ad l.movhi r1,0xdead
/openrisc/trunk/gnu-src/binutils-2.20.1/gas/testsuite/gas/or32/store.s
2,6 → 2,6
.global l_sw
l_sw:
l.sw -4(r1), r1
.global l_lw
l_lw:
l.lw r1, -100(r1)
.global l_lwz
l_lwz:
l.lwz r1, -100(r1)
/openrisc/trunk/gnu-src/binutils-2.20.1/gas/testsuite/gas/or32/store.d
7,7 → 7,7
Disassembly of section .text:
 
00000000 <l_sw>:
0: d7 e1 0f fc l.sw -4\(r1\),r1
0: d7 e1 0f fc l.sw 0xfffffffc\(r1\),r1
 
00000004 <l_lw>:
4: 80 21 ff 9c l.lw r1,-100\(r1\)
00000004 <l_lwz>:
4: 84 21 ff 9c l.lwz r1,0xffffff9c\(r1\)
/openrisc/trunk/gnu-src/binutils-2.20.1/gas/testsuite/gas/all/gas.exp
78,7 → 78,7
# Some targets don't manage to resolve BFD_RELOC_8 for constants.
setup_xfail "alpha*-*-*" "avr-*-*" "*c30*-*-*" "*c4x*-*-*" \
"d\[13\]0v*-*-*" "i860-*-*" "mips*-*-*" "msp430-*-*" \
"pdp11-*-*" "sparc*-*-*" "xtensa*-*-*"
"or32-*-*" "pdp11-*-*" "sparc*-*-*" "xtensa*-*-*"
run_dump_test forward
}
}
113,7 → 113,7
run_dump_test redef2
setup_xfail "*-*-aix*" "*-*-coff" "*-*-cygwin" "*-*-mingw*" "*-*-pe*" \
"bfin-*-*" "hppa*-*-hpux*" \
"m68hc*-*-*" "maxq-*-*" "or32-*-*" \
"m68hc*-*-*" "maxq-*-*" \
"vax*-*-*" "z8k-*-*"
run_dump_test redef3
gas_test_error "redef4.s" "" ".set for symbol already used as label"

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.