OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /
    from Rev 224 to Rev 225
    Reverse comparison

Rev 224 → Rev 225

/trunk/rtl/vhdl/system/t8048_notri.vhd
3,7 → 3,7
-- T8048 Microcontroller System
-- 8048 toplevel without tri-states
--
-- $Id: t8048_notri.vhd,v 1.5 2006-06-20 00:47:08 arniml Exp $
-- $Id: t8048_notri.vhd,v 1.6 2006-06-21 01:02:16 arniml Exp $
--
-- Copyright (c) 2004, Arnim Laeuger (arniml@opencores.org)
--
87,8 → 87,8
use ieee.numeric_std.all;
 
use work.t48_core_comp_pack.t48_core;
use work.t48_core_comp_pack.syn_rom;
use work.t48_core_comp_pack.syn_ram;
use work.t48_core_comp_pack.t48_rom;
use work.t48_core_comp_pack.generic_ram_ena;
 
architecture struct of t8048_notri is
 
110,8 → 110,12
signal p2_in_s,
p2_out_s : std_logic_vector( 7 downto 0);
 
signal vdd_s : std_logic;
 
begin
 
vdd_s <= '1';
 
-----------------------------------------------------------------------------
-- Check generics for valid values.
-----------------------------------------------------------------------------
216,10 → 220,7
-----------------------------------------------------------------------------
 
 
rom_1k_b : syn_rom
generic map (
address_width_g => rom_addr_width_c
)
rom_1k_b : t48_rom
port map (
clk_i => xtal_i,
rom_addr_i => pmem_addr_s(rom_addr_width_c-1 downto 0),
226,17 → 227,18
rom_data_o => pmem_data_s
);
 
ram_64_b : syn_ram
ram_64_b : generic_ram_ena
generic map (
address_width_g => 6
addr_width_g => 6,
data_width_g => 8
)
port map (
clk_i => xtal_i,
res_i => reset_n_i,
ram_addr_i => dmem_addr_s(5 downto 0),
ram_data_i => dmem_data_to_s,
ram_we_i => dmem_we_s,
ram_data_o => dmem_data_from_s
clk_i => xtal_i,
a_i => dmem_addr_s(5 downto 0),
we_i => dmem_we_s,
ena_i => vdd_s,
d_i => dmem_data_to_s,
d_o => dmem_data_from_s
);
 
end struct;
246,6 → 248,9
-- File History:
--
-- $Log: not supported by cvs2svn $
-- Revision 1.5 2006/06/20 00:47:08 arniml
-- new input xtal_en_i
--
-- Revision 1.4 2005/11/01 21:38:48 arniml
-- wire signals for P2 low impedance marker issue
--
/trunk/rtl/vhdl/system/t8048_notri-c.vhd
2,7 → 2,7
--
-- T8048 Microcontroller System
--
-- $Id: t8048_notri-c.vhd,v 1.1 2004-12-01 23:07:21 arniml Exp $
-- $Id: t8048_notri-c.vhd,v 1.2 2006-06-21 01:02:16 arniml Exp $
--
-- Copyright (c) 2004, Arnim Laeuger (arniml@opencores.org)
--
14,12 → 14,12
 
for struct
 
for rom_1k_b : syn_rom
use configuration work.syn_rom_lpm_c0;
for rom_1k_b : t48_rom
use configuration work.t48_rom_lpm_c0;
end for;
 
for ram_64_b : syn_ram
use configuration work.syn_ram_lpm_c0;
for ram_64_b : generic_ram_ena
use configuration work.generic_ram_ena_rtl_c0;
end for;
 
for t48_core_b : t48_core

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.