OpenCores
URL https://opencores.org/ocsvn/t6507lp/t6507lp/trunk

Subversion Repositories t6507lp

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /
    from Rev 256 to Rev 257
    Reverse comparison

Rev 256 → Rev 257

/t6507lp/trunk/syn/cadence/scripts/LP_io.cmd
0,0 → 1,47
# script written by Samuel N. Pagliarini
# Cadence Encounter(R) RTL Compiler
 
set SVNPATH /home/nscad/samuel/Desktop/svn_atari/trunk/
set FILE_LIST {t6507lp_io.v t6507lp.v t6507lp_alu.v t6507lp_fsm.v}
 
set_attr lp_insert_clock_gating true /
set_attribute lp_insert_operand_isolation true /
#set_attr dft_scan_style muxed_scan /
 
set_attribute hdl_search_path $SVNPATH/rtl/verilog/
set_attr lib_search_path $SVNPATH/syn/cadence/libs/
 
read_hdl $FILE_LIST -v2001
set_attr library {D_CELLSL_3_3V.lib IO_CELLS_33.lib}
 
set_attribute avoid false [find / -libcell LGC*]
set_attribute avoid false [find / -libcell LSG*]
set_attribute avoid false [find / -libcell LSOGC*]
 
set_attribute avoid true [find / -libcell EN2LX1]
# the EN2LX1 cell always reports violations. i have also declared the dont use attribute of the cell in the .lib file
 
set_attribute lef_library {xc06_m3_FE.lef D_CELLSL.lef IO_CELLS.lef}
set_attr cap_table_file xc06m3_typ.CapTbl
set_attr interconnect_mode ple /
 
elaborate
define_clock -period 1000000 -name 1MHz [find [ find / -design t6507lp_io] -port clk]
set_attribute slew {0 0 1 1} [find / -clock 1MHz]
 
external_delay -clock [find / -clock 1MHz] -output 100 [all_outputs]
external_delay -clock [find / -clock 1MHz] -input 100 [all_inputs]
#0.1 ns each
 
read_vcd simvision.vcd -module t6507lp
 
#check_design
 
report timing -lint
 
synthesize -to_generic -effort high
synthesize -to_mapped -effort high -no_incremental
clock_gating share
synthesize -incremental -effort high
 
write_encounter design -basename /home/nscad/samuel/Desktop/svn_atari/trunk/syn/cadence/results/t6507lp_io t6507lp_io
/t6507lp/trunk/syn/cadence/scripts/rc.cmd
0,0 → 1,7
# Cadence Encounter(R) RTL Compiler
# version v07.20-s009_1 (32-bit) built Feb 7 2008
#
# Run with the following arguments:
# -logfile rc.log
# -cmdfile rc.cmd
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.