OpenCores
URL https://opencores.org/ocsvn/usb2uart/usb2uart/trunk

Subversion Repositories usb2uart

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /
    from Rev 3 to Rev 4
    Reverse comparison

Rev 3 → Rev 4

/usb2uart/trunk/verify/run/filelist_rtl.f
0,0 → 1,29
+incdir+../../rtl/usb1_core \
../../rtl/usb1_core/usb1_core.v \
../../rtl/usb1_core/usb1_crc16.v \
../../rtl/usb1_core/usb1_crc5.v \
../../rtl/usb1_core/usb1_ctrl.v \
../../rtl/usb1_core/usb1_fifo2.v \
../../rtl/usb1_core/usb1_idma.v \
../../rtl/usb1_core/usb1_pa.v \
../../rtl/usb1_core/usb1_pd.v \
../../rtl/usb1_core/usb1_pe.v \
../../rtl/usb1_core/usb1_pl.v \
../../rtl/usb1_core/usb1_rom1.v \
../../rtl/usb1_core/usb1_utmi_if.v \
../../rtl/usb1_phy/usb_phy.v \
../../rtl/usb1_phy/usb_rx_phy.v \
../../rtl/usb1_phy/usb_tx_phy.v \
../../rtl/lib/generic_fifo_sc_a.v \
../../rtl/lib/generic_dpram.v \
../../rtl/lib/sync_fifo.v \
../../rtl/lib/async_fifo.v \
../../rtl/uart_core/uart_core.v \
../../rtl/uart_core/uart_txfsm.v \
../../rtl/uart_core/uart_rxfsm.v \
../../rtl/uart_core/uart_cfg.v \
../../rtl/lib/clk_ctl.v \
../../rtl/lib/double_sync_high.v \
../../rtl/lib/double_sync_low.v \
../../rtl/lib/registers.v \
../../rtl/core/core.v
usb2uart/trunk/verify/run/filelist_rtl.f Property changes : Added: svn:executable ## -0,0 +1 ## +* \ No newline at end of property

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.