OpenCores
URL https://opencores.org/ocsvn/s1_core/s1_core/trunk

Subversion Repositories s1_core

Compare Revisions

  • This comparison shows the changes necessary to convert path 
    /
    from Rev 30 to Rev 31
    ↔ Reverse comparison
  •

Rev 30 → Rev 31

/trunk/tools/src/gtkwave.sav
1,4 → 1,4
*-15.938658 7196010 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
*-21,125721 7674010 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
@28
testbench.sys_reset
testbench.sys_clock
30,89 → 30,3
testbench.wb_ack
@22
testbench.wb_datain[63:0]
@28
testbench.s1_top_0.sparc_0.exu.ecl.lsu_exu_flush_pipe_w
testbench.s1_top_0.sparc_0.exu.ecl.mdqctl.div_kill
testbench.s1_top_0.sparc_0.exu.ecl.mdqctl.flush_w1
testbench.s1_top_0.sparc_0.exu.ecl.mdqctl.mul_kill
testbench.s1_top_0.sparc_0.exu.ecl.writeback.ecl_exu_kill_m
testbench.s1_top_0.sparc_0.exu.ecl.writeback.flush_w1
testbench.s1_top_0.sparc_0.exu.ecl.writeback.kill_ld_g2
testbench.s1_top_0.sparc_0.exu.lsu_exu_flush_pipe_w
testbench.s1_top_0.sparc_0.ffu.ctl.blk_asi_dff.din[0]
testbench.s1_top_0.sparc_0.ffu.ctl.blk_asi_dff.q[0]
testbench.s1_top_0.sparc_0.ffu.ctl.blk_asi_dff.so[0]
testbench.s1_top_0.sparc_0.ffu.ctl.blk_asi_m
testbench.s1_top_0.sparc_0.ffu.ctl.dff_flush_w2.din[0]
testbench.s1_top_0.sparc_0.ffu.ctl.dff_flush_w2.q[0]
testbench.s1_top_0.sparc_0.ffu.ctl.dff_flush_w2.so[0]
testbench.s1_top_0.sparc_0.ffu.ctl.dff_killed_w.din[0]
testbench.s1_top_0.sparc_0.ffu.ctl.flush_w
testbench.s1_top_0.sparc_0.ffu.ctl.flush_w2
testbench.s1_top_0.sparc_0.ffu.ctl.ieee_trap
testbench.s1_top_0.sparc_0.ffu.ctl.kill_fp
testbench.s1_top_0.sparc_0.ffu.ctl.kill_m
testbench.s1_top_0.sparc_0.ffu.ctl.lsu_ffu_blk_asi_e
testbench.s1_top_0.sparc_0.ffu.ctl.lsu_ffu_flush_pipe_w
testbench.s1_top_0.sparc_0.ffu.ctl.visctl.flush_w2
testbench.s1_top_0.sparc_0.ffu.lsu_ffu_blk_asi_e
testbench.s1_top_0.sparc_0.ffu.lsu_ffu_flush_pipe_w
testbench.s1_top_0.sparc_0.ifu.dcl.all_flush_w
testbench.s1_top_0.sparc_0.ifu.dcl.all_flush_w2
testbench.s1_top_0.sparc_0.ifu.dcl.flshw2_ff.so[0]
testbench.s1_top_0.sparc_0.ifu.dcl.tlu_ifu_flush_pipe_w
testbench.s1_top_0.sparc_0.ifu.dec.dtu_fcl_flush_sonly_e
testbench.s1_top_0.sparc_0.ifu.dtu_fcl_flush_sonly_e
testbench.s1_top_0.sparc_0.ifu.fcl.canthr_sd
testbench.s1_top_0.sparc_0.ifu.fcl.canthr_sm
testbench.s1_top_0.sparc_0.ifu.fcl.canthr_sw
testbench.s1_top_0.sparc_0.ifu.fcl.dtu_fcl_flush_sonly_e
testbench.s1_top_0.sparc_0.ifu.fcl.ely_kill_thread_m
testbench.s1_top_0.sparc_0.ifu.fcl.ely_kill_thread_s2
testbench.s1_top_0.sparc_0.ifu.fcl.fcl_fdp_noswpc_sel_old_l_bf
testbench.s1_top_0.sparc_0.ifu.fcl.fcl_fdp_noswpc_sel_tnpc_l_bf
testbench.s1_top_0.sparc_0.ifu.fcl.fcl_fdp_pcoor_f
testbench.s1_top_0.sparc_0.ifu.fcl.flshm_ff.din[0]
testbench.s1_top_0.sparc_0.ifu.fcl.flshm_ff.q[0]
testbench.s1_top_0.sparc_0.ifu.fcl.flshm_ff.so[0]
testbench.s1_top_0.sparc_0.ifu.fcl.flush_pipe_w
testbench.s1_top_0.sparc_0.ifu.fcl.flush_pipe_w2
testbench.s1_top_0.sparc_0.ifu.fcl.flush_sonly_all_m
testbench.s1_top_0.sparc_0.ifu.fcl.flush_sonly_m
testbench.s1_top_0.sparc_0.ifu.fcl.flush_sonly_qual_e
testbench.s1_top_0.sparc_0.ifu.fcl.flush_sonly_qual_m
testbench.s1_top_0.sparc_0.ifu.fcl.fp_ff.din[0]
testbench.s1_top_0.sparc_0.ifu.fcl.fp_ff.q[0]
testbench.s1_top_0.sparc_0.ifu.fcl.fp_ff.so[0]
testbench.s1_top_0.sparc_0.ifu.fcl.fdp_fcl_va2_bf
testbench.s1_top_0.sparc_0.ifu.fcl.itlb_access_gnt
testbench.s1_top_0.sparc_0.ifu.fcl.itlbrstf_ff.din[0]
testbench.s1_top_0.sparc_0.ifu.fcl.kill_thread_d
testbench.s1_top_0.sparc_0.ifu.fcl.kill_thread_m
testbench.s1_top_0.sparc_0.ifu.fcl.kill_thread_s2
testbench.s1_top_0.sparc_0.ifu.fcl.kill_curr_m
testbench.s1_top_0.sparc_0.ifu.fcl.ntpc_thisthr
testbench.s1_top_0.sparc_0.ifu.fcl.rst_itlb_stv_l
testbench.s1_top_0.sparc_0.ifu.fcl.starv_ctr.rst_ctr_l
testbench.s1_top_0.sparc_0.ifu.fcl.tlu_ifu_trapnpc_vld_w1
testbench.s1_top_0.sparc_0.ifu.fcl.tlu_ifu_trappc_vld_w1
testbench.s1_top_0.sparc_0.ifu.fcl.tlu_ifu_flush_pipe_w
testbench.s1_top_0.sparc_0.ifu.fcl.va2_f
testbench.s1_top_0.sparc_0.ifu.fcl.va2_ff.din[0]
testbench.s1_top_0.sparc_0.ifu.fcl.va2_ff.q[0]
testbench.s1_top_0.sparc_0.ifu.fcl.va2_ff.so[0]
testbench.s1_top_0.sparc_0.ifu.fcl_fdp_noswpc_sel_old_l_bf
testbench.s1_top_0.sparc_0.ifu.fcl_fdp_noswpc_sel_tnpc_l_bf
testbench.s1_top_0.sparc_0.ifu.fcl_fdp_pcoor_f
testbench.s1_top_0.sparc_0.ifu.fdp.fcl_fdp_noswpc_sel_tnpc_l_bf
testbench.s1_top_0.sparc_0.ifu.fdp.fcl_fdp_pcoor_f
testbench.s1_top_0.sparc_0.ifu.fdp.t0_pcbf_mux.sel0_l
testbench.s1_top_0.sparc_0.ifu.fdp.t0_pcbf_mux.sel2_l
testbench.s1_top_0.sparc_0.ifu.fdp.t0tnpc_mux.sel3_l
testbench.s1_top_0.sparc_0.ifu.fdp.t0tnpc_mux.sel2_l
testbench.s1_top_0.sparc_0.ifu.ifqctl.cans_ff.din[0]
testbench.s1_top_0.sparc_0.ifu.ifqctl.canthr_d1
testbench.s1_top_0.sparc_0.ifu.ifqctl.canthr_s1
testbench.s1_top_0.sparc_0.ifu.ifqctl.mil0.cancel_mil
testbench.s1_top_0.sparc_0.ifu.ifqctl.mil0.cancel_next
testbench.s1_top_0.sparc_0.ifu.ifqctl.mil0.fsm_ifc_mil_cancel

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.