OpenCores
URL https://opencores.org/ocsvn/async_sdm_noc/async_sdm_noc/trunk

Subversion Repositories async_sdm_noc

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /
    from Rev 33 to Rev 34
    Reverse comparison

Rev 33 → Rev 34

/async_sdm_noc/branches/init/sdm/tb/rtdriver.cpp
44,10 → 44,10
// read the ack
#ifdef ENABLE_CHANNEL_CLISING
ack_lv_high = rtia.read().and_reduce();
ack_lv_high = rtia.read().or_reduce();
ack_lv_low = rtia.read().or_reduce();
#else
ack_lv_high = rtia.read();
ack_lv_high = rtia.read();
ack_lv_low = rtia.read();
#endif
 
if(ack_lv_high.is_01() && ack_lv_high.to_bool())
67,7 → 67,7
data_lv_low = data_lv.or_reduce();
#else
data_lv = rtod[0].read() | rtod[1].read() | rtod[2].read() | rtod[3].read();
data_lv_high = data_lv.and_reduce() & rtod4.read();
data_lv_high = data_lv.and_reduce() | rtod4.read();
data_lv_low = data_lv.or_reduce() | rtod4.read();
#endif
 
248,7 → 248,7
dd[1] = mdata[1][i*4+j];
dd[2] = mdata[2][i*4+j];
dd[3] = mdata[3][i*4+j];
mflit[i-1] |= c1o42b(dd.to_uint()) << j;
mflit[i-1] |= c1o42b(dd.to_uint()) << j*2;
}
}
} else if (mflit.ftype != F_TL) {
259,7 → 259,7
dd[1] = mdata[1][i*4+j];
dd[2] = mdata[2][i*4+j];
dd[3] = mdata[3][i*4+j];
mflit[i] |= c1o42b(dd.to_uint()) << j;
mflit[i] |= c1o42b(dd.to_uint()) << j*2;
}
}
}
/async_sdm_noc/branches/init/sdm/sim/compile.sh
24,6 → 24,7
# remove the files from last run
rm -fr INCA_libs
rm *.o
rm *.so
 
# compile verilog files
# cell library

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.