OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /
    from Rev 334 to Rev 335
    Reverse comparison

Rev 334 → Rev 335

/trunk/or1ksim/sim.cfg
115,9 → 115,10
exe_log_fn = "<filename>"
where to put execution log in, used only if 'exe_log'
is set
*/
 
section sim
/*verbose = 1*/
/* verbose = 1 */
debug = 0
profile = 0
prof_fn = "sim.profile"
/trunk/or1ksim/vapi/vapi.c
476,8 → 476,8
config.vapi.enabled = 0;
return 1;
}
if (server_fd = get_server_socket("or1ksim","tcp",config.vapi.server_port))
printf("VAPI Server started on port %d\n",config.vapi.server_port);
if (server_fd = get_server_socket("or1ksim", "tcp", config.vapi.server_port))
printf("VAPI Server started on port %d\n", config.vapi.server_port);
else {
perror ("Connection");
return 1;
558,4 → 558,4
usleep(1);
}
vapi_done ();
}*/
}*/
/trunk/or1ksim/toplevel.c
52,7 → 52,7
#include "gdbcomm.h"
 
/* CVS revision number. */
const char rcsrev[] = "$Revision: 1.41 $";
const char rcsrev[] = "$Revision: 1.42 $";
 
/* Continuos run versus single step tracing switch. */
int cont_run;
232,7 → 232,7
}
/* Disable gdb debugging, if debug module is not available. */
if (!config.debug.enabled) {
if (config.debug.gdb_enabled && !config.debug.enabled) {
config.debug.gdb_enabled = 0;
if (config.sim.verbose)
fprintf (stderr, "WARNING: Debug module not enabled, cannot start gdb.\n");
333,11 → 333,11
#endif
 
/* Read configuration file. */
read_script_file(config.script_file);
read_script_file (config.script_file);
print_config();
signal(SIGINT, ctrl_c);
sim_init ();
 
while(1) {
if (config.sim.iprompt) {
if (GDB_ENABLED)
/trunk/or1ksim/sim-config.c
293,7 → 293,7
{2, "jitter", "=%i", uart_jitter, (void *)(&tempL)},
{2, "rxfile", "=\"%s\"", uart_rxfile, (void *)(&tempS[0])},
{2, "txfile", "=\"%s\"", uart_txfile, (void *)(&tempS[0])},
{2, "vapi_id", "=%0x%x", uart_vapi_id, (void *)(&tempUL)},
{2, "vapi_id", "=0x%x", uart_vapi_id, (void *)(&tempUL)},
{3, "enabled", "=%i", NULL, (void *)(&config.dmas_enabled)},
{3, "ndmas", "=%i", NULL, (void *)(&config.ndmas)},
301,7 → 301,7
{3, "enddevice", "", end_device, NULL},
{3, "baseaddr", "=0x%x", dma_baseaddr, (void *)(&tempUL)},
{3, "irq", "=%i", dma_baseaddr, (void *)(&tempL)},
{3, "vapi_id", "=%0x%x", dma_vapi_id, (void *)(&tempUL)},
{3, "vapi_id", "=0x%x", dma_vapi_id, (void *)(&tempUL)},
{4, "memory_table_file", "=\"%s\"", NULL, (void *)(&config.memory.memory_table_file[0])},
{4, "random_seed", "=%i", NULL, (void *)(&config.memory.random_seed)},
346,7 → 346,7
{9, "tx_channel", "=%i", eth_tx_channel,(void *)(&tempL)},
{9, "rxfile", "=\"%s\"", eth_rxfile, (void *)(&tempS[0])},
{9, "txfile", "=\"%s\"", eth_txfile, (void *)(&tempS[0])},
{9, "vapi_id", "=%0x%x", eth_vapi_id, (void *)(&tempUL)},
{9, "vapi_id", "=0x%x", eth_vapi_id, (void *)(&tempUL)},
{10, "enabled", "=%i", NULL, (void *)(&config.tick.enabled)},
{10, "irq", "=%i", NULL, (void *)(&config.tick.irq)},

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.