OpenCores
URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /
    from Rev 363 to Rev 364
    Reverse comparison

Rev 363 → Rev 364

/trunk/insight/gdb/config/or1k/tm-or1k.h
99,7 → 99,7
 
 
/* Instruction definitions. */
#define BRK_INSTR_STRUCT {0x21, 0x00, 0x00, 0x00}
#define BRK_INSTR_STRUCT {0x21, 0x00, 0x00, 0x01}
#define NOP_INSTR (0x15000000)
 
/* Special purpose regisers. */
/trunk/insight/gdb/or1k-tdep.c
47,7 → 47,7
 
int or1k_group_name_start[OR1K_NUM_SPR_GROUPS] = {
0, 0, 0, 253, 254, 256,
16, 248, 16, 16, 255, 0};
0, 248, 16, 16, 255, 0};
 
/* Generated reg names (max valid alias index).
See or1k_spr_reg_name. */
123,7 → 123,7
 
static char *or1k_group_names[] = {
"SYS", "DMMU", "IMMU", "DCACHE", "ICACHE", "MAC", "DEBUG", "PERF", "POWER",
"PIC", "TIMER"
"PIC", "TIMER", "CONFIG"
};
 
/* Table of or1k signals. */
/trunk/gdb-5.0/gdb/or1k-tdep.c
47,7 → 47,7
 
int or1k_group_name_start[OR1K_NUM_SPR_GROUPS] = {
0, 0, 0, 253, 254, 256,
16, 248, 16, 16, 255, 0};
0, 248, 16, 16, 255, 0};
 
/* Generated reg names (max valid alias index).
See or1k_spr_reg_name. */
123,7 → 123,7
 
static char *or1k_group_names[] = {
"SYS", "DMMU", "IMMU", "DCACHE", "ICACHE", "MAC", "DEBUG", "PERF", "POWER",
"PIC", "TIMER"
"PIC", "TIMER", "CONFIG"
};
 
/* Table of or1k signals. */
/trunk/gdb-5.0/gdb/config/or1k/tm-or1k.h
99,7 → 99,7
 
 
/* Instruction definitions. */
#define BRK_INSTR_STRUCT {0x21, 0x00, 0x00, 0x00}
#define BRK_INSTR_STRUCT {0x21, 0x00, 0x00, 0x01}
#define NOP_INSTR (0x15000000)
 
/* Special purpose regisers. */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.