OpenCores
URL https://opencores.org/ocsvn/modular_oscilloscope/modular_oscilloscope/trunk

Subversion Repositories modular_oscilloscope

Compare Revisions

  • This comparison shows the changes necessary to convert path 
    /
    from Rev 43 to Rev 44
    ↔ Reverse comparison
  •

Rev 43 → Rev 44

/modular_oscilloscope/trunk/design/RVI/modular_oscilloscope/modular_oscilloscope.prj
1,466 → 1,359
KEY LIBERO "8.5"
KEY CAPTURE "8.5.0.34"
KEY DEFAULT_IMPORT_LOC "F:\Facu Docs\Uni\TF\desarrollo\modular_oscilloscope\design\RVI\modular_oscilloscope\stimulus"
KEY DEFAULT_OPEN_LOC ""
KEY HDLTechnology "VHDL"
KEY VendorTechnology_Family "ProASIC3E"
KEY VendorTechnology_Die "IT10X10M3"
KEY VendorTechnology_Package "fg484"
KEY ProjectLocation "K:\Documentos_win\Uni\TF\desarrollo\modular_oscilloscope\design\RVI\modular_oscilloscope"
KEY SimulationType "VHDL"
KEY Vendor "Actel"
KEY ActiveRoot "eppwbn_test::work"
LIST REVISIONS
VALUE="Impl1",NUM=1
CURREV=1
ENDLIST
LIST FileManager
VALUE "<project>\designer\impl1\eppwbn.adb,adb"
STATE="ood"
TIME="1229186980"
SIZE="167936"
ENDFILE
VALUE "<project>\hdl\eppwbn_test_tbench.vhd,hdl"
STATE="utd"
TIME="1232899806"
SIZE="6446"
ENDFILE
VALUE "<project>\simulation\run.do,do"
STATE="utd"
TIME="1233015677"
SIZE="955"
ENDFILE
VALUE "<project>\stimulus\eppwbn_ctrl_tbench.btim,btim"
STATE="utd"
TIME="1228856277"
SIZE="6501"
ENDFILE
VALUE "<project>\stimulus\eppwbn_ctrl_tbench.vhd,tb_hdl"
STATE="utd"
TIME="1232899703"
SIZE="6107"
ENDFILE
VALUE "<project>\stimulus\eppwbn_test2_tbench.vhd,tb_hdl"
STATE="utd"
TIME="1232900061"
SIZE="8370"
ENDFILE
VALUE "<project>\stimulus\eppwbn_test_tbench.btim,btim"
STATE="utd"
TIME="1232931541"
SIZE="14232"
ENDFILE
VALUE "<project>\stimulus\eppwbn_test_tbench.vhd,tb_hdl"
STATE="utd"
TIME="1232899965"
SIZE="6745"
ENDFILE
VALUE "<project>\stimulus\eppwbn_test_wb_side_tbench.btim,btim"
STATE="utd"
TIME="1232938789"
SIZE="5977"
ENDFILE
VALUE "<project>\stimulus\eppwbn_test_wb_side_tbench.vhd,tb_hdl"
STATE="utd"
TIME="1232938812"
SIZE="5398"
ENDFILE
VALUE "<project>\stimulus\eppwbn_test_wb_side_tbench2.vhd,tb_hdl"
STATE="utd"
TIME="1232936283"
SIZE="3961"
ENDFILE
VALUE "<project>\stimulus\eppwbn_wbn_side_tbench.btim,btim"
STATE="utd"
TIME="1228851973"
SIZE="10956"
ENDFILE
VALUE "<project>\stimulus\eppwbn_wbn_side_tbench.vhd,tb_hdl"
STATE="utd"
TIME="1228851732"
SIZE="5265"
ENDFILE
VALUE "<project>\synthesis\eppwbn.edn,syn_edn"
STATE="ood"
TIME="1229473867"
SIZE="87400"
ENDFILE
VALUE "<project>\synthesis\eppwbn_ctrl.edn,syn_edn"
STATE="ood"
TIME="1228857928"
SIZE="31655"
ENDFILE
VALUE "<project>\synthesis\eppwbn_ctrl.vhd,syn_hdl"
STATE="ood"
TIME="1228857978"
SIZE="13117"
ENDFILE
VALUE "<project>\synthesis\eppwbn_ctrl_sdc.sdc,syn_sdc"
STATE="ood"
TIME="1228857928"
SIZE="450"
ENDFILE
VALUE "<project>\synthesis\eppwbn_sdc.sdc,syn_sdc"
STATE="ood"
TIME="1229473867"
SIZE="448"
ENDFILE
VALUE "<project>\synthesis\eppwbn_test.edn,syn_edn"
STATE="ood"
TIME="1232899905"
SIZE="2821339"
ENDFILE
VALUE "<project>\synthesis\eppwbn_test.vhd,syn_hdl"
STATE="ood"
TIME="1232899931"
SIZE="989947"
ENDFILE
VALUE "<project>\synthesis\eppwbn_test_sdc.sdc,syn_sdc"
STATE="ood"
TIME="1232899904"
SIZE="446"
ENDFILE
VALUE "<project>\viewdraw\sym\eppwbn_ctrl.1,sym"
STATE="utd"
TIME="1228878361"
SIZE="2368"
ENDFILE
VALUE "F:\Facu Docs\Uni\TF\desarrollo\modular_oscilloscope\design\RVI\modular_oscilloscope\synthesis\eppwbn.edn,syn_edn"
STATE="ood"
TIME="1229473867"
SIZE="87400"
ENDFILE
VALUE "F:\Facu Docs\Uni\TF\desarrollo\modular_oscilloscope\design\RVI\modular_oscilloscope\synthesis\eppwbn_ctrl.edn,syn_edn"
STATE="ood"
TIME="1228857928"
SIZE="31655"
ENDFILE
VALUE "F:\Facu Docs\Uni\TF\desarrollo\modular_oscilloscope\design\RVI\modular_oscilloscope\synthesis\eppwbn_test.edn,syn_edn"
STATE="ood"
TIME="1233016069"
SIZE="2492404"
ENDFILE
VALUE "F:\Facu Docs\Uni\TF\desarrollo\modular_oscilloscope\hdl\epp\eppwbn.vhd,hdl"
STATE="utd"
TIME="1232329273"
SIZE="4064"
IS_READONLY="TRUE"
ENDFILE
VALUE "F:\Facu Docs\Uni\TF\desarrollo\modular_oscilloscope\hdl\epp\eppwbn_ctrl.vhd,hdl"
STATE="utd"
TIME="1233015636"
SIZE="7162"
ENDFILE
VALUE "F:\Facu Docs\Uni\TF\desarrollo\modular_oscilloscope\hdl\epp\eppwbn_epp_side.vhd,hdl"
STATE="utd"
TIME="1232329193"
SIZE="4227"
IS_READONLY="TRUE"
ENDFILE
VALUE "F:\Facu Docs\Uni\TF\desarrollo\modular_oscilloscope\hdl\epp\eppwbn_pkg.vhd,hdl"
STATE="utd"
TIME="1232898847"
SIZE="6004"
IS_READONLY="TRUE"
ENDFILE
VALUE "F:\Facu Docs\Uni\TF\desarrollo\modular_oscilloscope\hdl\epp\eppwbn_test.vhd,hdl"
STATE="utd"
TIME="1232898739"
SIZE="3201"
IS_READONLY="TRUE"
ENDFILE
VALUE "F:\Facu Docs\Uni\TF\desarrollo\modular_oscilloscope\hdl\epp\eppwbn_test_wb_side.vhd,hdl"
STATE="utd"
TIME="1232937401"
SIZE="1703"
IS_READONLY="TRUE"
ENDFILE
VALUE "F:\Facu Docs\Uni\TF\desarrollo\modular_oscilloscope\hdl\epp\eppwbn_wbn_side.vhd,hdl"
STATE="utd"
TIME="1233015609"
SIZE="4604"
IS_READONLY="TRUE"
ENDFILE
VALUE "F:\Facu Docs\Uni\TF\desarrollo\modular_oscilloscope\hdl\epp\memory_8bit_reset.vhd,hdl"
STATE="utd"
TIME="1233015441"
SIZE="15623"
ENDFILE
ENDLIST
LIST UsedFile
ENDLIST
LIST NewModulesInfo
LIST "eppwbn::work::eppwbn_pgk"
FILE "F:\Facu Docs\Uni\TF\desarrollo\modular_oscilloscope\hdl\epp\eppwbn.vhd,hdl"
LIST ProjectState5.1
LIST Impl1
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
VALUE "F:\Facu Docs\Uni\TF\desarrollo\modular_oscilloscope\design\RVI\modular_oscilloscope\synthesis\eppwbn.edn,syn_edn"
VALUE "<project>\synthesis\eppwbn_sdc.sdc,syn_sdc"
VALUE "<project>\synthesis\eppwbn.vhd,syn_hdl"
VALUE "<project>\phy_synthesis\eppwbn_palace.edn,palace_edn"
VALUE "<project>\phy_synthesis\eppwbn_palace.gcf,palace_gcf"
VALUE "<project>\phy_synthesis\eppwbn_palace.pdc,palace_pdc"
VALUE "<project>\phy_synthesis\eppwbn_palace.sdc,palace_sdc"
VALUE "<project>\phy_synthesis\eppwbn_palace.vhd,palace_hdl"
VALUE "<project>\designer\impl1\eppwbn_1.adb,adb"
VALUE "<project>\designer\impl1\eppwbn.prb,prb"
VALUE "<project>\designer\impl1\eppwbn.stp,stp"
VALUE "<project>\designer\impl1\eppwbn_1_fp\eppwbn_1.pro,pro"
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "eppwbn_ctrl::work::eppwbn_pgk"
FILE "F:\Facu Docs\Uni\TF\desarrollo\modular_oscilloscope\hdl\epp\eppwbn_ctrl.vhd,hdl"
LIST AssociatedStimulus
VALUE "<project>\stimulus\eppwbn_ctrl_tbench.vhd,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
VALUE "<project>\synthesis\eppwbn_ctrl_sdc.sdc,syn_sdc"
VALUE "<project>\phy_synthesis\eppwbn_ctrl_palace.edn,palace_edn"
VALUE "<project>\phy_synthesis\eppwbn_ctrl_palace.gcf,palace_gcf"
VALUE "<project>\phy_synthesis\eppwbn_ctrl_palace.pdc,palace_pdc"
VALUE "<project>\phy_synthesis\eppwbn_ctrl_palace.sdc,palace_sdc"
VALUE "<project>\phy_synthesis\eppwbn_ctrl_palace.vhd,palace_hdl"
VALUE "<project>\designer\impl1\eppwbn_ctrl.prb,prb"
VALUE "<project>\designer\impl1\eppwbn_ctrl.stp,stp"
VALUE "F:\Facu Docs\Uni\TF\desarrollo\modular_oscilloscope\design\RVI\modular_oscilloscope\synthesis\eppwbn_ctrl.edn,syn_edn"
VALUE "<project>\synthesis\eppwbn_ctrl.vhd,syn_hdl"
VALUE "<project>\designer\impl1\eppwbn_ctrl.adb,adb"
VALUE "<project>\designer\impl1\eppwbn_ctrl_fp\eppwbn_ctrl.pro,pro"
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "eppwbn_test::work"
FILE "F:\Facu Docs\Uni\TF\desarrollo\modular_oscilloscope\hdl\epp\eppwbn_test.vhd,hdl"
LIST AssociatedStimulus
VALUE "<project>\stimulus\eppwbn_test2_tbench.vhd,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
VALUE "F:\Facu Docs\Uni\TF\desarrollo\modular_oscilloscope\design\RVI\modular_oscilloscope\synthesis\eppwbn_test.edn,syn_edn"
VALUE "<project>\synthesis\eppwbn_test_sdc.sdc,syn_sdc"
VALUE "<project>\synthesis\eppwbn_test.vhd,syn_hdl"
VALUE "<project>\phy_synthesis\eppwbn_test_palace.edn,palace_edn"
VALUE "<project>\phy_synthesis\eppwbn_test_palace.gcf,palace_gcf"
VALUE "<project>\phy_synthesis\eppwbn_test_palace.pdc,palace_pdc"
VALUE "<project>\phy_synthesis\eppwbn_test_palace.sdc,palace_sdc"
VALUE "<project>\phy_synthesis\eppwbn_test_palace.vhd,palace_hdl"
VALUE "<project>\designer\impl1\eppwbn_test.adb,adb"
VALUE "<project>\designer\impl1\eppwbn_test.prb,prb"
VALUE "<project>\designer\impl1\eppwbn_test.stp,stp"
VALUE "<project>\designer\impl1\eppwbn_test_fp\eppwbn_test.pro,pro"
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "eppwbn_test_wb_side::work::eppwbn_pgk"
FILE "F:\Facu Docs\Uni\TF\desarrollo\modular_oscilloscope\hdl\epp\eppwbn_test_wb_side.vhd,hdl"
LIST AssociatedStimulus
VALUE "<project>\stimulus\eppwbn_test_wb_side_tbench.vhd,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
ENDLIST
LIST AssociatedStimulus
LIST eppwbn_test
VALUE "<project>\stimulus\eppwbn_test2_tbench.vhd,tb_hdl"
ENDLIST
LIST eppwbn_test_wb_side
VALUE "<project>\stimulus\eppwbn_test_wb_side_tbench.vhd,tb_hdl"
ENDLIST
LIST eppwbn_ctrl
VALUE "<project>\stimulus\eppwbn_ctrl_tbench.vhd,tb_hdl"
ENDLIST
ENDLIST
LIST Other_Association
ENDLIST
LIST SimulationOptions
UseAutomaticDoFile=true
IncludeWaveDo=false
Type=max
RunTime=-all
Resolution=1ps
VsimOpt=
EntityName=testbench
TopInstanceName=<top>_0
DoFileName=
DoFileName2=wave.do
DoFileParams=
DisplayDUTWave=false
LogAllSignals=false
DumpVCD=false
VCDFileName=power.vcd
ENDLIST
LIST ModelSimLibPath
UseCustomPath=FALSE
LibraryPath=D:/Programas/Libero/Libero_v8.5/Designer/lib/modelsim/precompiled/vhdl/proasic3e
ENDLIST
LIST GlobalFlowOptions
GenerateHDLAfterSynthesis=FALSE
GenerateHDLAfterPhySynthesis=FALSE
RunDRCAfterSynthesis=FALSE
AutoCheckConstraints=TRUE
UpdateViewDrawIni=TRUE
UpdateModelSimIni=TRUE
NoIOMode=FALSE
GenerateHDLFromSchematic=TRUE
FlashProInputFile=pdb
SmartGenCompileReport=T
ENDLIST
LIST PhySynthesisOptions
ENDLIST
LIST Profiles
NAME="Symplify AE free"
FUNCTION="Synthesis"
TOOL="Synplify"
LOCATION="Z:\usr\programas\windows\Actel\Libero_v8.5\Synplify\synplify_96A\bin\synplify.exe"
PARAM=""
BATCH=0
EndProfile
NAME="ModelSim AE"
FUNCTION="Simulation"
TOOL="ModelSim"
LOCATION="Z:\usr\programas\windows\Actel\Libero_v8.5\Model\win32acoem\modelsim.exe"
PARAM=""
BATCH=0
EndProfile
NAME="WFL"
FUNCTION="Stimulus"
TOOL="WFL"
LOCATION="Z:\usr\programas\windows\Actel\Libero_v8.5\WFL\bin\syncad.exe"
PARAM="-pwflite"
BATCH=0
EndProfile
NAME="FlashPro"
FUNCTION="Program"
TOOL="FlashPro"
LOCATION="Z:\usr\programas\windows\Actel\Libero_v8.5\FlashPro\bin\FlashPro.exe"
PARAM=""
BATCH=0
EndProfile
ENDLIST
LIST ProjectState5.1
LIST "eppwbn::work::eppwbn_pgk"
LIST Impl1
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
VALUE "F:\Facu Docs\Uni\TF\desarrollo\modular_oscilloscope\design\RVI\modular_oscilloscope\synthesis\eppwbn.edn,syn_edn"
VALUE "<project>\synthesis\eppwbn_sdc.sdc,syn_sdc"
VALUE "<project>\synthesis\eppwbn.vhd,syn_hdl"
VALUE "<project>\phy_synthesis\eppwbn_palace.edn,palace_edn"
VALUE "<project>\phy_synthesis\eppwbn_palace.gcf,palace_gcf"
VALUE "<project>\phy_synthesis\eppwbn_palace.pdc,palace_pdc"
VALUE "<project>\phy_synthesis\eppwbn_palace.sdc,palace_sdc"
VALUE "<project>\phy_synthesis\eppwbn_palace.vhd,palace_hdl"
VALUE "<project>\designer\impl1\eppwbn_1.adb,adb"
VALUE "<project>\designer\impl1\eppwbn.prb,prb"
VALUE "<project>\designer\impl1\eppwbn.stp,stp"
VALUE "<project>\designer\impl1\eppwbn_1_fp\eppwbn_1.pro,pro"
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "eppwbn_ctrl::work::eppwbn_pgk"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
VALUE "<project>\synthesis\eppwbn_ctrl_sdc.sdc,syn_sdc"
VALUE "<project>\phy_synthesis\eppwbn_ctrl_palace.edn,palace_edn"
VALUE "<project>\phy_synthesis\eppwbn_ctrl_palace.gcf,palace_gcf"
VALUE "<project>\phy_synthesis\eppwbn_ctrl_palace.pdc,palace_pdc"
VALUE "<project>\phy_synthesis\eppwbn_ctrl_palace.sdc,palace_sdc"
VALUE "<project>\phy_synthesis\eppwbn_ctrl_palace.vhd,palace_hdl"
VALUE "<project>\designer\impl1\eppwbn_ctrl.prb,prb"
VALUE "<project>\designer\impl1\eppwbn_ctrl.stp,stp"
VALUE "F:\Facu Docs\Uni\TF\desarrollo\modular_oscilloscope\design\RVI\modular_oscilloscope\synthesis\eppwbn_ctrl.edn,syn_edn"
VALUE "<project>\synthesis\eppwbn_ctrl.vhd,syn_hdl"
VALUE "<project>\designer\impl1\eppwbn_ctrl.adb,adb"
VALUE "<project>\designer\impl1\eppwbn_ctrl_fp\eppwbn_ctrl.pro,pro"
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "eppwbn_test::work"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
VALUE "F:\Facu Docs\Uni\TF\desarrollo\modular_oscilloscope\design\RVI\modular_oscilloscope\synthesis\eppwbn_test.edn,syn_edn"
VALUE "<project>\synthesis\eppwbn_test_sdc.sdc,syn_sdc"
VALUE "<project>\synthesis\eppwbn_test.vhd,syn_hdl"
VALUE "<project>\phy_synthesis\eppwbn_test_palace.edn,palace_edn"
VALUE "<project>\phy_synthesis\eppwbn_test_palace.gcf,palace_gcf"
VALUE "<project>\phy_synthesis\eppwbn_test_palace.pdc,palace_pdc"
VALUE "<project>\phy_synthesis\eppwbn_test_palace.sdc,palace_sdc"
VALUE "<project>\phy_synthesis\eppwbn_test_palace.vhd,palace_hdl"
VALUE "<project>\designer\impl1\eppwbn_test.adb,adb"
VALUE "<project>\designer\impl1\eppwbn_test.prb,prb"
VALUE "<project>\designer\impl1\eppwbn_test.stp,stp"
VALUE "<project>\designer\impl1\eppwbn_test_fp\eppwbn_test.pro,pro"
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "eppwbn_test_wb_side::work::eppwbn_pgk"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST ExcludePackageForSimulation
ENDLIST
LIST ExcludePackageForSynthesis
ENDLIST
LIST IncludeModuleForSimulation
ENDLIST
LIST CDBOrder
ENDLIST
LIST UserCustomizedFileList
ENDLIST
LIST OpenedFileList
DESIGNFLOW:
ACTIVE_VIEW:0
ENDLIST
KEY LIBERO "8.5"
KEY CAPTURE "8.5.0.34"
KEY DEFAULT_IMPORT_LOC "D:\Facu\TF\modular_oscilloscope\design\RVI\modular_oscilloscope\stimulus"
KEY DEFAULT_OPEN_LOC ""
KEY HDLTechnology "VHDL"
KEY VendorTechnology_Family "ProASIC3E"
KEY VendorTechnology_Die "IT10X10M3"
KEY VendorTechnology_Package "fg484"
KEY ProjectLocation "D:\Facu\TF\modular_oscilloscope\design\RVI\modular_oscilloscope"
KEY SimulationType "VHDL"
KEY Vendor "Actel"
KEY ActiveRoot "eppwbn_test::work"
LIST REVISIONS
VALUE="Impl1",NUM=1
CURREV=1
ENDLIST
LIST FileManager
VALUE "<project>\designer\impl1\eppwbn.adb,adb"
STATE="ood"
TIME="1229186982"
SIZE="167936"
ENDFILE
VALUE "<project>\simulation\run.do,do"
STATE="utd"
TIME="1234186500"
SIZE="1309"
ENDFILE
VALUE "<project>\stimulus\eppwbn_ctrl_tbench.btim,btim"
STATE="utd"
TIME="1228856278"
SIZE="6501"
ENDFILE
VALUE "<project>\stimulus\eppwbn_ctrl_tbench.vhd,tb_hdl"
STATE="utd"
TIME="1232899704"
SIZE="6107"
ENDFILE
VALUE "<project>\stimulus\eppwbn_test2_tbench.vhd,tb_hdl"
STATE="utd"
TIME="1233890252"
SIZE="8369"
ENDFILE
VALUE "<project>\stimulus\eppwbn_test_tbench.btim,btim"
STATE="utd"
TIME="1233890236"
SIZE="14233"
ENDFILE
VALUE "<project>\stimulus\eppwbn_test_tbench.vhd,tb_hdl"
STATE="utd"
TIME="1232899966"
SIZE="6745"
ENDFILE
VALUE "<project>\stimulus\eppwbn_test_wb_side_tbench.btim,btim"
STATE="utd"
TIME="1232938790"
SIZE="5977"
ENDFILE
VALUE "<project>\stimulus\eppwbn_test_wb_side_tbench.vhd,tb_hdl"
STATE="utd"
TIME="1232938814"
SIZE="5398"
ENDFILE
VALUE "<project>\stimulus\eppwbn_test_wb_side_tbench2.vhd,tb_hdl"
STATE="utd"
TIME="1232936284"
SIZE="3961"
ENDFILE
VALUE "<project>\stimulus\eppwbn_wbn_side_tbench.btim,btim"
STATE="utd"
TIME="1228851974"
SIZE="10956"
ENDFILE
VALUE "<project>\stimulus\eppwbn_wbn_side_tbench.vhd,tb_hdl"
STATE="utd"
TIME="1228851734"
SIZE="5265"
ENDFILE
VALUE "<project>\synthesis\eppwbn.edn,syn_edn"
STATE="ood"
TIME="1229473868"
SIZE="87400"
ENDFILE
VALUE "<project>\synthesis\eppwbn_ctrl.edn,syn_edn"
STATE="ood"
TIME="1228857928"
SIZE="31655"
ENDFILE
VALUE "<project>\synthesis\eppwbn_ctrl.vhd,syn_hdl"
STATE="ood"
TIME="1228857978"
SIZE="13117"
ENDFILE
VALUE "<project>\synthesis\eppwbn_ctrl_sdc.sdc,syn_sdc"
STATE="ood"
TIME="1228857930"
SIZE="450"
ENDFILE
VALUE "<project>\synthesis\eppwbn_sdc.sdc,syn_sdc"
STATE="ood"
TIME="1229473868"
SIZE="448"
ENDFILE
VALUE "<project>\synthesis\eppwbn_test.edn,syn_edn"
STATE="ood"
TIME="1233016070"
SIZE="2492404"
ENDFILE
VALUE "<project>\synthesis\eppwbn_test.vhd,syn_hdl"
STATE="ood"
TIME="1232899932"
SIZE="989947"
ENDFILE
VALUE "<project>\synthesis\eppwbn_test_sdc.sdc,syn_sdc"
STATE="ood"
TIME="1233016068"
SIZE="512"
ENDFILE
VALUE "<project>\viewdraw\sym\eppwbn_ctrl.1,sym"
STATE="utd"
TIME="1228878362"
SIZE="2368"
ENDFILE
VALUE "D:\Facu\TF\modular_oscilloscope\hdl\epp\eppwbn.vhd,hdl"
STATE="utd"
TIME="1232329274"
SIZE="4064"
IS_READONLY="TRUE"
ENDFILE
VALUE "D:\Facu\TF\modular_oscilloscope\hdl\epp\eppwbn_ctrl.vhd,hdl"
STATE="utd"
TIME="1233015636"
SIZE="7162"
ENDFILE
VALUE "D:\Facu\TF\modular_oscilloscope\hdl\epp\eppwbn_epp_side.vhd,hdl"
STATE="utd"
TIME="1232329194"
SIZE="4227"
IS_READONLY="TRUE"
ENDFILE
VALUE "D:\Facu\TF\modular_oscilloscope\hdl\epp\eppwbn_pkg.vhd,hdl"
STATE="utd"
TIME="1232898848"
SIZE="6004"
IS_READONLY="TRUE"
ENDFILE
VALUE "D:\Facu\TF\modular_oscilloscope\hdl\epp\eppwbn_test.vhd,hdl"
STATE="utd"
TIME="1232898740"
SIZE="3201"
IS_READONLY="TRUE"
ENDFILE
VALUE "D:\Facu\TF\modular_oscilloscope\hdl\epp\eppwbn_test_wb_side.vhd,hdl"
STATE="utd"
TIME="1232937402"
SIZE="1703"
IS_READONLY="TRUE"
ENDFILE
VALUE "D:\Facu\TF\modular_oscilloscope\hdl\epp\eppwbn_wbn_side.vhd,hdl"
STATE="utd"
TIME="1233889900"
SIZE="4596"
ENDFILE
VALUE "D:\Facu\TF\modular_oscilloscope\hdl\epp\memory_8bit_reset.vhd,hdl"
STATE="utd"
TIME="1233888322"
SIZE="15599"
ENDFILE
ENDLIST
LIST UsedFile
ENDLIST
LIST NewModulesInfo
LIST "eppwbn::work::eppwbn_pgk"
FILE "D:\Facu\TF\modular_oscilloscope\hdl\epp\eppwbn.vhd,hdl"
LIST ProjectState5.1
LIST Impl1
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
VALUE "F:\Facu Docs\Uni\TF\desarrollo\modular_oscilloscope\design\RVI\modular_oscilloscope\synthesis\eppwbn.edn,syn_edn"
VALUE "<project>\synthesis\eppwbn_sdc.sdc,syn_sdc"
VALUE "<project>\synthesis\eppwbn.vhd,syn_hdl"
VALUE "<project>\phy_synthesis\eppwbn_palace.edn,palace_edn"
VALUE "<project>\phy_synthesis\eppwbn_palace.gcf,palace_gcf"
VALUE "<project>\phy_synthesis\eppwbn_palace.pdc,palace_pdc"
VALUE "<project>\phy_synthesis\eppwbn_palace.sdc,palace_sdc"
VALUE "<project>\phy_synthesis\eppwbn_palace.vhd,palace_hdl"
VALUE "<project>\designer\impl1\eppwbn_1.adb,adb"
VALUE "<project>\designer\impl1\eppwbn.prb,prb"
VALUE "<project>\designer\impl1\eppwbn.stp,stp"
VALUE "<project>\designer\impl1\eppwbn_1_fp\eppwbn_1.pro,pro"
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "eppwbn_test::work"
FILE "D:\Facu\TF\modular_oscilloscope\hdl\epp\eppwbn_test.vhd,hdl"
LIST AssociatedStimulus
VALUE "<project>\stimulus\eppwbn_test2_tbench.vhd,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
VALUE "F:\Facu Docs\Uni\TF\desarrollo\modular_oscilloscope\design\RVI\modular_oscilloscope\synthesis\eppwbn_test.edn,syn_edn"
VALUE "<project>\synthesis\eppwbn_test_sdc.sdc,syn_sdc"
VALUE "<project>\synthesis\eppwbn_test.vhd,syn_hdl"
VALUE "<project>\phy_synthesis\eppwbn_test_palace.edn,palace_edn"
VALUE "<project>\phy_synthesis\eppwbn_test_palace.gcf,palace_gcf"
VALUE "<project>\phy_synthesis\eppwbn_test_palace.pdc,palace_pdc"
VALUE "<project>\phy_synthesis\eppwbn_test_palace.sdc,palace_sdc"
VALUE "<project>\phy_synthesis\eppwbn_test_palace.vhd,palace_hdl"
VALUE "<project>\designer\impl1\eppwbn_test.adb,adb"
VALUE "<project>\designer\impl1\eppwbn_test.prb,prb"
VALUE "<project>\designer\impl1\eppwbn_test.stp,stp"
VALUE "<project>\designer\impl1\eppwbn_test_fp\eppwbn_test.pro,pro"
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
ENDLIST
LIST AssociatedStimulus
LIST eppwbn_test
VALUE "<project>\stimulus\eppwbn_test2_tbench.vhd,tb_hdl"
ENDLIST
ENDLIST
LIST Other_Association
ENDLIST
LIST SimulationOptions
UseAutomaticDoFile=true
IncludeWaveDo=false
Type=max
RunTime=-all
Resolution=1ps
VsimOpt=
EntityName=testbench
TopInstanceName=<top>_0
DoFileName=
DoFileName2=wave.do
DoFileParams=
DisplayDUTWave=false
LogAllSignals=false
DumpVCD=false
VCDFileName=power.vcd
ENDLIST
LIST ModelSimLibPath
UseCustomPath=FALSE
LibraryPath=D:/Programas/Libero/Libero_v8.5/Designer/lib/modelsim/precompiled/vhdl/proasic3e
ENDLIST
LIST GlobalFlowOptions
GenerateHDLAfterSynthesis=FALSE
GenerateHDLAfterPhySynthesis=FALSE
RunDRCAfterSynthesis=FALSE
AutoCheckConstraints=TRUE
UpdateViewDrawIni=TRUE
UpdateModelSimIni=TRUE
NoIOMode=FALSE
GenerateHDLFromSchematic=TRUE
FlashProInputFile=pdb
SmartGenCompileReport=T
ENDLIST
LIST PhySynthesisOptions
ENDLIST
LIST Profiles
NAME="Synplify AE"
FUNCTION="Synthesis"
TOOL="Synplify"
LOCATION="C:\Actel\Libero_v8.5\Synplify\synplify_96A\bin\Synplify.exe"
PARAM=""
BATCH=0
EndProfile
NAME="ModelSim AE"
FUNCTION="Simulation"
TOOL="ModelSim"
LOCATION="C:\Actel\Libero_v8.5\Model\win32acoem\modelsim.exe"
PARAM=""
BATCH=0
EndProfile
NAME="WFL"
FUNCTION="Stimulus"
TOOL="WFL"
LOCATION="C:\Actel\Libero_v8.5\WFL\bin\syncad.exe"
PARAM="-pwflite"
BATCH=0
EndProfile
NAME="FlashPro"
FUNCTION="Program"
TOOL="FlashPro"
LOCATION="C:\Actel\Libero_v8.5\FlashPro\bin\FlashPro.exe"
PARAM=""
BATCH=0
EndProfile
ENDLIST
LIST ProjectState5.1
LIST "eppwbn::work::eppwbn_pgk"
LIST Impl1
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
VALUE "F:\Facu Docs\Uni\TF\desarrollo\modular_oscilloscope\design\RVI\modular_oscilloscope\synthesis\eppwbn.edn,syn_edn"
VALUE "<project>\synthesis\eppwbn_sdc.sdc,syn_sdc"
VALUE "<project>\synthesis\eppwbn.vhd,syn_hdl"
VALUE "<project>\phy_synthesis\eppwbn_palace.edn,palace_edn"
VALUE "<project>\phy_synthesis\eppwbn_palace.gcf,palace_gcf"
VALUE "<project>\phy_synthesis\eppwbn_palace.pdc,palace_pdc"
VALUE "<project>\phy_synthesis\eppwbn_palace.sdc,palace_sdc"
VALUE "<project>\phy_synthesis\eppwbn_palace.vhd,palace_hdl"
VALUE "<project>\designer\impl1\eppwbn_1.adb,adb"
VALUE "<project>\designer\impl1\eppwbn.prb,prb"
VALUE "<project>\designer\impl1\eppwbn.stp,stp"
VALUE "<project>\designer\impl1\eppwbn_1_fp\eppwbn_1.pro,pro"
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "eppwbn_test::work"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
VALUE "F:\Facu Docs\Uni\TF\desarrollo\modular_oscilloscope\design\RVI\modular_oscilloscope\synthesis\eppwbn_test.edn,syn_edn"
VALUE "<project>\synthesis\eppwbn_test_sdc.sdc,syn_sdc"
VALUE "<project>\synthesis\eppwbn_test.vhd,syn_hdl"
VALUE "<project>\phy_synthesis\eppwbn_test_palace.edn,palace_edn"
VALUE "<project>\phy_synthesis\eppwbn_test_palace.gcf,palace_gcf"
VALUE "<project>\phy_synthesis\eppwbn_test_palace.pdc,palace_pdc"
VALUE "<project>\phy_synthesis\eppwbn_test_palace.sdc,palace_sdc"
VALUE "<project>\phy_synthesis\eppwbn_test_palace.vhd,palace_hdl"
VALUE "<project>\designer\impl1\eppwbn_test.adb,adb"
VALUE "<project>\designer\impl1\eppwbn_test.prb,prb"
VALUE "<project>\designer\impl1\eppwbn_test.stp,stp"
VALUE "<project>\designer\impl1\eppwbn_test_fp\eppwbn_test.pro,pro"
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST ExcludePackageForSimulation
ENDLIST
LIST ExcludePackageForSynthesis
ENDLIST
LIST IncludeModuleForSimulation
ENDLIST
LIST CDBOrder
ENDLIST
LIST UserCustomizedFileList
ENDLIST
LIST OpenedFileList
DESIGNFLOW:
ACTIVE_VIEW:0
ENDLIST

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.