OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

Compare Revisions

  • This comparison shows the changes necessary to convert path 
    /
    from Rev 49 to Rev 50
    ↔ Reverse comparison
  •

Rev 49 → Rev 50

/openmsp430/trunk/doc/html/software_development_tools.html
0,0 → 1,210
<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<html>
<head>
<title>openMSP430 Software Development Tools</title>
</head>
<body>
<h3>Table of content</h3>
<ul>
<li><a href="#1. Introduction"> 1. Introduction</a></li>
<li><a href="#2. openmsp430-loader"> 2. openmsp430-loader</a></li>
<li><a href="#3. openmsp430-minidebug"> 3. openmsp430-minidebug</a></li>
<li><a href="#4. openmsp430-gdbproxy"> 4. openmsp430-gdbproxy</a></li>
<li><a href="#5. MSPGCC Toolchain"> 5. MSPGCC Toolchain</a>
<ul>
<li><a href="#5.1 Some notes regarding msp430-gdb"> 5.1 Some notes regarding msp430-gdb</a></li>
<li><a href="#5.2 CPU selection for msp430-gcc"> 5.2 CPU selection for msp430-gcc</a></li>
</ul>
</li>
</ul>
 
<a name="1. Introduction"></a>
<h1>1. Introduction</h1>
 
Building on the serial debug interface capabilities provided by the openMSP430, three small utility programs are provided:
<ul>
<li><b>openmsp430-loader:</b> a simple command line boot loader.</li>
<li><b>openmsp430-minidebug:</b> a minimalistic debugger with simple GUI.</li>
<li><b>openmsp430-gdbproxy:</b> GDB Proxy server to be used together with MSP430-GDB and the Eclipse, DDD, or Insight graphical front-ends.</li>
</ul>
 
All these software development tools have been developed in TCL/TK and were successfully tested on both Linux and Windows XP.
<br /><br />
<b>Note:</b> in order to be able to directly execute the scripts, <a href="http://www.tcl.tk/software/tcltk/">TCL/TK</a> needs to be installed on your system. Optionally for Windows users, the scripts have been turned into single-file binary executable programs using <a href="http://freewrap.sourceforge.net/">freeWrap</a>.
 
 
<a name="2. openmsp430-loader"></a>
<h1>2. openmsp430-loader</h1>
 
This simple program allows the user to load the openMSP430 program memory with an executable file (ELF format) provided as argument.<br />
It is typically used in conjunction with '<b><i>make</i></b>' in order to automatically load the program after the compile step (see '<b><i>Makefile</i></b>' from software examples provided with the project's FPGA implementation).<br />
The program can be called with the following syntax:
<br /><br />
<table border="0" cellspacing="4" cellpadding="0">
<tr>
<td width="35"></td>
<td bgcolor="#d0d0d0" width="3"></td>
<td width="15"></td>
<td>
<code>openmsp430-loader.tcl [-device &#60;communication device&#62;] [-baudrate &#60;communication speed&#62;] &#60;elf-file&#62;
<br /><br />
Examples: openmsp430-loader.tcl -device /dev/ttyUSB0 -baudrate 9600 leds.elf<br />
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;openmsp430-loader.tcl -device COM2: -baudrate 38400 ta_uart.elf
</code>
</td>
</tr>
</table>
<br />
These screenshots show the script in action under Linux and Windows:
<br /><br />
<img src="getimg.php?1248897300" width="75%" alt="openmsp430-loader Linux" title="openmsp430-loader Linux" />
<br /><br />
<img src="getimg.php?1249244501" width="75%" alt="openmsp430-loader Windows" title="openmsp430-loader Windows" />
<br />
<a name="3. openmsp430-minidebug"></a>
<h1>3. openmsp430-minidebug</h1>
This small program provides a minimalistic graphical interface enabling simple interaction with the openMSP430:
<br /><br />
<img src="getimg.php?1248897416" width="65%" alt="openmsp430-minidebug" title="openmsp430-minidebug" />
<br /><br />
As you can see from the screenshot, it allows the following actions:
<ul>
<li><b><font color="#FF0000">(1)</font></b>&nbsp;&nbsp;Load the program memory with an ELF file</li>
<li><b><font color="#FF0000">(2)</font></b>&nbsp;&nbsp;Reset the CPU</li>
<li><b><font color="#FF0000">(3)</font></b>&nbsp;&nbsp;Stop/Start the program execution</li>
<li><b><font color="#FF0000">(4)</font></b>&nbsp;&nbsp;Read/Write access of the CPU registers</li>
<li><b><font color="#FF0000">(5)</font></b>&nbsp;&nbsp;Read/Write access of the whole memory range (program, data, peripherals)</li>
</ul>
 
<a name="4. openmsp430-gdbproxy"></a>
<h1>4. openmsp430-gdbproxy</h1>
The purpose of this program is to replace the '<b><i>msp430-gdbproxy</i></b>' utility provided by the mspgcc toolchain.<br />
Typically, a GDB proxy creates a local port for gdb to connect to, and handles the communication with the target hardware. In our case, it is basically a bridge between the RSP communication protocol from GDB and the serial debug interface from the openMSP430.<br />
Schematically the communication flow looks as following:
<br /><br />
<img src="getimg.php?1248897690" width="40%" alt="GDB Proxy flow" title="GDB Proxy flow" />
<br /><br />
Like the original '<b><i>msp430-gdbproxy</i></b>' program, '<b><i>openmsp430-gdbproxy</i></b>' can be controlled from the command line. However, it also provides a small graphical interface:
<br /><br />
<img src="getimg.php?1248897753" width="60%" alt="openmsp430-gdbproxy" title="openmsp430-gdbproxy" />
<br /><br />
These two additional screenshots show the script in action together with the Eclipse and DDD graphical frontends:
<br /><br />
<img src="getimg.php?1248897844" width="100%" alt="openmsp430-gdbproxy and Eclipse" title="openmsp430-gdbproxy and Eclipse" />
<br /><br />
<img src="getimg.php?1248897887" width="100%" alt="openmsp430-gdbproxy and DDD" title="openmsp430-gdbproxy and DDD" />
<br /><br />
<b>Tip:</b> There are several tutorials on Internet explaining how to configure Eclipse for the MSP430. As an Eclipse newbie, I found the followings quite helpful:
<ul>
<li><a href="http://matthias-hartmann.blogspot.com/2009/02/use-eclipse-and-mspgcc-easy-way.html">Use Eclipse and mspgcc - The easy way</a> (English)</li>
<li><a href="http://msp430.ms.funpic.de/doku.php?id=msp430:entwicklungumgebung">MSP430 - Entwicklungumgebung</a> (German)</li>
</ul>
 
<a name="5. MSPGCC Toolchain"></a>
<h1>5. MSPGCC Toolchain</h1>
 
<a name="5.1 Some notes regarding msp430-gdb"></a>
<h2>5.1 Some notes regarding msp430-gdb</h2>
 
As of today (July 2009), the GDB port for the MSP430 has some problems (<a href="http://www.nabble.com/Help-with-gdb-commands-td21942613.html">here</a>).<br />
The stepping over function is not available and the backtrace and finish commands don't work properly.<br />
There is fortunately a <a href="http://www.nabble.com/Useful-new-GDB-fixes-td19554922.html">patch</a> existing, and until it is included into GDB, I can only recommend to recompile GDB with it (I didn't try it for Windows but it is quite straight forward to do for Linux).
 
<a name="5.2 CPU selection for msp430-gcc"></a>
<h2>5.2 CPU selection for msp430-gcc</h2>
 
The following table aims to help selecting the proper <b>-mmcu</b> option for the <b>msp430-gcc</b> call.<br />
Note that the program memory size should imperatively match the openMSP430 configuration.
<br /><br />
<table align="center" border="1">
<tr align="center"><td><b>-mmcu option</b></td><td><b>&nbsp;&nbsp;Program&nbsp;&nbsp;<br />Memory</b></td><td><b>Data<br />&nbsp;&nbsp;&nbsp;Memory&nbsp;&nbsp;&nbsp;</b></td></tr>
<tr align="center"><td colspan="3"><b><i>Program Memory Size: 1 kB</i></b></td></tr>
<tr align="center"><td>msp430x110 </td><td> 1 kB</td><td> 128 B</td></tr>
<tr align="center"><td>msp430x1101 </td><td> 1 kB</td><td> 128 B</td></tr>
<tr align="center"><td>msp430x2001 </td><td> 1 kB</td><td> 128 B</td></tr>
<tr align="center"><td>msp430x2002 </td><td> 1 kB</td><td> 128 B</td></tr>
<tr align="center"><td>msp430x2003 </td><td> 1 kB</td><td> 128 B</td></tr>
<tr align="center"><td>msp430x2101 </td><td> 1 kB</td><td> 128 B</td></tr>
<tr align="center"><td colspan="3"><b><i>Program Memory Size: 2 kB</i></b></td></tr>
<tr align="center"><td>msp430x1111 </td><td> 2 kB</td><td> 128 B</td></tr>
<tr align="center"><td>msp430x2011 </td><td> 2 kB</td><td> 128 B</td></tr>
<tr align="center"><td>msp430x2012 </td><td> 2 kB</td><td> 128 B</td></tr>
<tr align="center"><td>msp430x2013 </td><td> 2 kB</td><td> 128 B</td></tr>
<tr align="center"><td>msp430x2111 </td><td> 2 kB</td><td> 128 B</td></tr>
<tr align="center"><td>msp430x2112 </td><td> 2 kB</td><td> 128 B</td></tr>
<tr align="center"><td>msp430x311 </td><td> 2 kB</td><td> 128 B</td></tr>
<tr align="center"><td colspan="3"><b><i>Program Memory Size: 4 kB</i></b></td></tr>
<tr align="center"><td>msp430x112 </td><td> 4 kB</td><td> 256 B</td></tr>
<tr align="center"><td>msp430x1121 </td><td> 4 kB</td><td> 256 B</td></tr>
<tr align="center"><td>msp430x1122 </td><td> 4 kB</td><td> 256 B</td></tr>
<tr align="center"><td>msp430x122 </td><td> 4 kB</td><td> 256 B</td></tr>
<tr align="center"><td>msp430x1222 </td><td> 4 kB</td><td> 256 B</td></tr>
<tr align="center"><td>msp430x2122 </td><td> 4 kB</td><td> 256 B</td></tr>
<tr align="center"><td>msp430x2121 </td><td> 4 kB</td><td> 256 B</td></tr>
<tr align="center"><td>msp430x312 </td><td> 4 kB</td><td> 256 B</td></tr>
<tr align="center"><td>msp430x412 </td><td> 4 kB</td><td> 256 B</td></tr>
<tr align="center"><td colspan="3"><b><i>Program Memory Size: 8 kB</i></b></td></tr>
<tr align="center"><td>msp430x123 </td><td> 8 kB</td><td> 256 B</td></tr>
<tr align="center"><td>msp430x133 </td><td> 8 kB</td><td> 256 B</td></tr>
<tr align="center"><td>msp430x313 </td><td> 8 kB</td><td> 256 B</td></tr>
<tr align="center"><td>msp430x323 </td><td> 8 kB</td><td> 256 B</td></tr>
<tr align="center"><td>msp430x413 </td><td> 8 kB</td><td> 256 B</td></tr>
<tr align="center"><td>msp430x423 </td><td> 8 kB</td><td> 256 B</td></tr>
<tr align="center"><td>msp430xE423 </td><td> 8 kB</td><td> 256 B</td></tr>
<tr align="center"><td>msp430xE4232</td><td> 8 kB</td><td> 256 B</td></tr>
<tr align="center"><td>msp430xW423 </td><td> 8 kB</td><td> 256 B</td></tr>
<tr align="center"><td>msp430x1132 </td><td> 8 kB</td><td> 256 B</td></tr>
<tr align="center"><td>msp430x1232 </td><td> 8 kB</td><td> 256 B</td></tr>
<tr align="center"><td>msp430x1331 </td><td> 8 kB</td><td> 256 B</td></tr>
<tr align="center"><td>msp430x2131 </td><td> 8 kB</td><td> 256 B</td></tr>
<tr align="center"><td>msp430x2132 </td><td> 8 kB</td><td> 256 B</td></tr>
<tr align="center"><td>msp430x2232 </td><td> 8 kB</td><td> 512 B</td></tr>
<tr align="center"><td>msp430x2234 </td><td> 8 kB</td><td> 512 B</td></tr>
<tr align="center"><td>msp430x233 </td><td> 8 kB</td><td> 1024 B</td></tr>
<tr align="center"><td>msp430x2330 </td><td> 8 kB</td><td> 1024 B</td></tr>
<tr align="center"><td colspan="3"><b><i>Program Memory Size: 16 kB</i></b></td></tr>
<tr align="center"><td>msp430x4250 </td><td>16 kB</td><td> 256 B</td></tr>
<tr align="center"><td>msp430xG4250</td><td>16 kB</td><td> 256 B</td></tr>
<tr align="center"><td>msp430x135 </td><td>16 kB</td><td> 512 B</td></tr>
<tr align="center"><td>msp430x1351 </td><td>16 kB</td><td> 512 B</td></tr>
<tr align="center"><td>msp430x155 </td><td>16 kB</td><td> 512 B</td></tr>
<tr align="center"><td>msp430x2252 </td><td>16 kB</td><td> 512 B</td></tr>
<tr align="center"><td>msp430x2254 </td><td>16 kB</td><td> 512 B</td></tr>
<tr align="center"><td>msp430x315 </td><td>16 kB</td><td> 512 B</td></tr>
<tr align="center"><td>msp430x325 </td><td>16 kB</td><td> 512 B</td></tr>
<tr align="center"><td>msp430x415 </td><td>16 kB</td><td> 512 B</td></tr>
<tr align="center"><td>msp430x425 </td><td>16 kB</td><td> 512 B</td></tr>
<tr align="center"><td>msp430xE425 </td><td>16 kB</td><td> 512 B</td></tr>
<tr align="center"><td>msp430xW425 </td><td>16 kB</td><td> 512 B</td></tr>
<tr align="center"><td>msp430xE4252</td><td>16 kB</td><td> 512 B</td></tr>
<tr align="center"><td>msp430x435 </td><td>16 kB</td><td> 512 B</td></tr>
<tr align="center"><td>msp430x4351 </td><td>16 kB</td><td> 512 B</td></tr>
<tr align="center"><td>msp430x235 </td><td>16 kB</td><td> 2048 B</td></tr>
<tr align="center"><td>msp430x2350 </td><td>16 kB</td><td> 2048 B</td></tr>
<tr align="center"><td colspan="3"><b><i>Program Memory Size: 32 kB</i></b></td></tr>
<tr align="center"><td>msp430x4270 </td><td>32 kB</td><td> 256 B</td></tr>
<tr align="center"><td>msp430xG4270</td><td>32 kB</td><td> 256 B</td></tr>
<tr align="center"><td>msp430x147 </td><td>32 kB</td><td> 1024 B</td></tr>
<tr align="center"><td>msp430x1471 </td><td>32 kB</td><td> 1024 B</td></tr>
<tr align="center"><td>msp430x157 </td><td>32 kB</td><td> 1024 B</td></tr>
<tr align="center"><td>msp430x167 </td><td>32 kB</td><td> 1024 B</td></tr>
<tr align="center"><td>msp430x2272 </td><td>32 kB</td><td> 1024 B</td></tr>
<tr align="center"><td>msp430x2274 </td><td>32 kB</td><td> 1024 B</td></tr>
<tr align="center"><td>msp430x337 </td><td>32 kB</td><td> 1024 B</td></tr>
<tr align="center"><td>msp430x417 </td><td>32 kB</td><td> 1024 B</td></tr>
<tr align="center"><td>msp430x427 </td><td>32 kB</td><td> 1024 B</td></tr>
<tr align="center"><td>msp430xE427 </td><td>32 kB</td><td> 1024 B</td></tr>
<tr align="center"><td>msp430xE4272</td><td>32 kB</td><td> 1024 B</td></tr>
<tr align="center"><td>msp430xW427 </td><td>32 kB</td><td> 1024 B</td></tr>
<tr align="center"><td>msp430x437 </td><td>32 kB</td><td> 1024 B</td></tr>
<tr align="center"><td>msp430xG437 </td><td>32 kB</td><td> 1024 B</td></tr>
<tr align="center"><td>msp430x4371 </td><td>32 kB</td><td> 1024 B</td></tr>
<tr align="center"><td>msp430x447 </td><td>32 kB</td><td> 1024 B</td></tr>
<tr align="center"><td>msp430x2370 </td><td>32 kB</td><td> 2048 B</td></tr>
<tr align="center"><td>msp430x247 </td><td>32 kB</td><td> 4096 B</td></tr>
<tr align="center"><td>msp430x2471 </td><td>32 kB</td><td> 4096 B</td></tr>
</table>
<br />
 
</body>
</html>
openmsp430/trunk/doc/html/software_development_tools.html Property changes : Added: svn:eol-style ## -0,0 +1 ## +native \ No newline at end of property Index: openmsp430/trunk/doc/html/images/cpu_structure.odg =================================================================== Cannot display: file marked as a binary type. svn:mime-type = application/octet-stream Index: openmsp430/trunk/doc/html/images/cpu_structure.odg =================================================================== --- openmsp430/trunk/doc/html/images/cpu_structure.odg (nonexistent) +++ openmsp430/trunk/doc/html/images/cpu_structure.odg (revision 50)
openmsp430/trunk/doc/html/images/cpu_structure.odg Property changes : Added: svn:mime-type ## -0,0 +1 ## +application/octet-stream \ No newline at end of property Index: openmsp430/trunk/doc/html/images/wave_sdi.png =================================================================== Cannot display: file marked as a binary type. svn:mime-type = application/octet-stream Index: openmsp430/trunk/doc/html/images/wave_sdi.png =================================================================== --- openmsp430/trunk/doc/html/images/wave_sdi.png (nonexistent) +++ openmsp430/trunk/doc/html/images/wave_sdi.png (revision 50)
openmsp430/trunk/doc/html/images/wave_sdi.png Property changes : Added: svn:mime-type ## -0,0 +1 ## +application/octet-stream \ No newline at end of property Index: openmsp430/trunk/doc/html/images/wave_irq.odg =================================================================== Cannot display: file marked as a binary type. svn:mime-type = application/octet-stream Index: openmsp430/trunk/doc/html/images/wave_irq.odg =================================================================== --- openmsp430/trunk/doc/html/images/wave_irq.odg (nonexistent) +++ openmsp430/trunk/doc/html/images/wave_irq.odg (revision 50)
openmsp430/trunk/doc/html/images/wave_irq.odg Property changes : Added: svn:mime-type ## -0,0 +1 ## +application/octet-stream \ No newline at end of property Index: openmsp430/trunk/doc/html/images/clock_diagram.odg =================================================================== Cannot display: file marked as a binary type. svn:mime-type = application/octet-stream Index: openmsp430/trunk/doc/html/images/clock_diagram.odg =================================================================== --- openmsp430/trunk/doc/html/images/clock_diagram.odg (nonexistent) +++ openmsp430/trunk/doc/html/images/clock_diagram.odg (revision 50)
openmsp430/trunk/doc/html/images/clock_diagram.odg Property changes : Added: svn:mime-type ## -0,0 +1 ## +application/octet-stream \ No newline at end of property Index: openmsp430/trunk/doc/html/images/wave_dmem.png =================================================================== Cannot display: file marked as a binary type. svn:mime-type = application/octet-stream Index: openmsp430/trunk/doc/html/images/wave_dmem.png =================================================================== --- openmsp430/trunk/doc/html/images/wave_dmem.png (nonexistent) +++ openmsp430/trunk/doc/html/images/wave_dmem.png (revision 50)
openmsp430/trunk/doc/html/images/wave_dmem.png Property changes : Added: svn:mime-type ## -0,0 +1 ## +application/octet-stream \ No newline at end of property Index: openmsp430/trunk/doc/html/images/dbg_uart_cmd_read.png =================================================================== Cannot display: file marked as a binary type. svn:mime-type = application/octet-stream Index: openmsp430/trunk/doc/html/images/dbg_uart_cmd_read.png =================================================================== --- openmsp430/trunk/doc/html/images/dbg_uart_cmd_read.png (nonexistent) +++ openmsp430/trunk/doc/html/images/dbg_uart_cmd_read.png (revision 50)
openmsp430/trunk/doc/html/images/dbg_uart_cmd_read.png Property changes : Added: svn:mime-type ## -0,0 +1 ## +application/octet-stream \ No newline at end of property Index: openmsp430/trunk/doc/html/images/wave_pmem.odg =================================================================== Cannot display: file marked as a binary type. svn:mime-type = application/octet-stream Index: openmsp430/trunk/doc/html/images/wave_pmem.odg =================================================================== --- openmsp430/trunk/doc/html/images/wave_pmem.odg (nonexistent) +++ openmsp430/trunk/doc/html/images/wave_pmem.odg (revision 50)
openmsp430/trunk/doc/html/images/wave_pmem.odg Property changes : Added: svn:mime-type ## -0,0 +1 ## +application/octet-stream \ No newline at end of property Index: openmsp430/trunk/doc/html/images/cpu_structure.png =================================================================== Cannot display: file marked as a binary type. svn:mime-type = application/octet-stream Index: openmsp430/trunk/doc/html/images/cpu_structure.png =================================================================== --- openmsp430/trunk/doc/html/images/cpu_structure.png (nonexistent) +++ openmsp430/trunk/doc/html/images/cpu_structure.png (revision 50)
openmsp430/trunk/doc/html/images/cpu_structure.png Property changes : Added: svn:mime-type ## -0,0 +1 ## +application/octet-stream \ No newline at end of property Index: openmsp430/trunk/doc/html/images/openmsp430-minidebug.png =================================================================== Cannot display: file marked as a binary type. svn:mime-type = application/octet-stream Index: openmsp430/trunk/doc/html/images/openmsp430-minidebug.png =================================================================== --- openmsp430/trunk/doc/html/images/openmsp430-minidebug.png (nonexistent) +++ openmsp430/trunk/doc/html/images/openmsp430-minidebug.png (revision 50)
openmsp430/trunk/doc/html/images/openmsp430-minidebug.png Property changes : Added: svn:mime-type ## -0,0 +1 ## +application/octet-stream \ No newline at end of property Index: openmsp430/trunk/doc/html/images/gdbproxy_flow.odg =================================================================== Cannot display: file marked as a binary type. svn:mime-type = application/octet-stream Index: openmsp430/trunk/doc/html/images/gdbproxy_flow.odg =================================================================== --- openmsp430/trunk/doc/html/images/gdbproxy_flow.odg (nonexistent) +++ openmsp430/trunk/doc/html/images/gdbproxy_flow.odg (revision 50)
openmsp430/trunk/doc/html/images/gdbproxy_flow.odg Property changes : Added: svn:mime-type ## -0,0 +1 ## +application/octet-stream \ No newline at end of property Index: openmsp430/trunk/doc/html/images/wave_irq.png =================================================================== Cannot display: file marked as a binary type. svn:mime-type = application/octet-stream Index: openmsp430/trunk/doc/html/images/wave_irq.png =================================================================== --- openmsp430/trunk/doc/html/images/wave_irq.png (nonexistent) +++ openmsp430/trunk/doc/html/images/wave_irq.png (revision 50)
openmsp430/trunk/doc/html/images/wave_irq.png Property changes : Added: svn:mime-type ## -0,0 +1 ## +application/octet-stream \ No newline at end of property Index: openmsp430/trunk/doc/html/images/clock_diagram.png =================================================================== Cannot display: file marked as a binary type. svn:mime-type = application/octet-stream Index: openmsp430/trunk/doc/html/images/clock_diagram.png =================================================================== --- openmsp430/trunk/doc/html/images/clock_diagram.png (nonexistent) +++ openmsp430/trunk/doc/html/images/clock_diagram.png (revision 50)
openmsp430/trunk/doc/html/images/clock_diagram.png Property changes : Added: svn:mime-type ## -0,0 +1 ## +application/octet-stream \ No newline at end of property Index: openmsp430/trunk/doc/html/images/core_integration.odg =================================================================== Cannot display: file marked as a binary type. svn:mime-type = application/octet-stream Index: openmsp430/trunk/doc/html/images/core_integration.odg =================================================================== --- openmsp430/trunk/doc/html/images/core_integration.odg (nonexistent) +++ openmsp430/trunk/doc/html/images/core_integration.odg (revision 50)
openmsp430/trunk/doc/html/images/core_integration.odg Property changes : Added: svn:mime-type ## -0,0 +1 ## +application/octet-stream \ No newline at end of property Index: openmsp430/trunk/doc/html/images/wave_pmem.png =================================================================== Cannot display: file marked as a binary type. svn:mime-type = application/octet-stream Index: openmsp430/trunk/doc/html/images/wave_pmem.png =================================================================== --- openmsp430/trunk/doc/html/images/wave_pmem.png (nonexistent) +++ openmsp430/trunk/doc/html/images/wave_pmem.png (revision 50)
openmsp430/trunk/doc/html/images/wave_pmem.png Property changes : Added: svn:mime-type ## -0,0 +1 ## +application/octet-stream \ No newline at end of property Index: openmsp430/trunk/doc/html/images/dbg_uart_sync_frame.odg =================================================================== Cannot display: file marked as a binary type. svn:mime-type = application/octet-stream Index: openmsp430/trunk/doc/html/images/dbg_uart_sync_frame.odg =================================================================== --- openmsp430/trunk/doc/html/images/dbg_uart_sync_frame.odg (nonexistent) +++ openmsp430/trunk/doc/html/images/dbg_uart_sync_frame.odg (revision 50)
openmsp430/trunk/doc/html/images/dbg_uart_sync_frame.odg Property changes : Added: svn:mime-type ## -0,0 +1 ## +application/octet-stream \ No newline at end of property Index: openmsp430/trunk/doc/html/images/gdbproxy_flow.png =================================================================== Cannot display: file marked as a binary type. svn:mime-type = application/octet-stream Index: openmsp430/trunk/doc/html/images/gdbproxy_flow.png =================================================================== --- openmsp430/trunk/doc/html/images/gdbproxy_flow.png (nonexistent) +++ openmsp430/trunk/doc/html/images/gdbproxy_flow.png (revision 50)
openmsp430/trunk/doc/html/images/gdbproxy_flow.png Property changes : Added: svn:mime-type ## -0,0 +1 ## +application/octet-stream \ No newline at end of property Index: openmsp430/trunk/doc/html/images/wave_clocks.odg =================================================================== Cannot display: file marked as a binary type. svn:mime-type = application/octet-stream Index: openmsp430/trunk/doc/html/images/wave_clocks.odg =================================================================== --- openmsp430/trunk/doc/html/images/wave_clocks.odg (nonexistent) +++ openmsp430/trunk/doc/html/images/wave_clocks.odg (revision 50)
openmsp430/trunk/doc/html/images/wave_clocks.odg Property changes : Added: svn:mime-type ## -0,0 +1 ## +application/octet-stream \ No newline at end of property Index: openmsp430/trunk/doc/html/images/dbg_uart_cmd_write_burst.odg =================================================================== Cannot display: file marked as a binary type. svn:mime-type = application/octet-stream Index: openmsp430/trunk/doc/html/images/dbg_uart_cmd_write_burst.odg =================================================================== --- openmsp430/trunk/doc/html/images/dbg_uart_cmd_write_burst.odg (nonexistent) +++ openmsp430/trunk/doc/html/images/dbg_uart_cmd_write_burst.odg (revision 50)
openmsp430/trunk/doc/html/images/dbg_uart_cmd_write_burst.odg Property changes : Added: svn:mime-type ## -0,0 +1 ## +application/octet-stream \ No newline at end of property Index: openmsp430/trunk/doc/html/images/core_integration.png =================================================================== Cannot display: file marked as a binary type. svn:mime-type = application/octet-stream Index: openmsp430/trunk/doc/html/images/core_integration.png =================================================================== --- openmsp430/trunk/doc/html/images/core_integration.png (nonexistent) +++ openmsp430/trunk/doc/html/images/core_integration.png (revision 50)
openmsp430/trunk/doc/html/images/core_integration.png Property changes : Added: svn:mime-type ## -0,0 +1 ## +application/octet-stream \ No newline at end of property Index: openmsp430/trunk/doc/html/images/clock_example.odg =================================================================== Cannot display: file marked as a binary type. svn:mime-type = application/octet-stream Index: openmsp430/trunk/doc/html/images/clock_example.odg =================================================================== --- openmsp430/trunk/doc/html/images/clock_example.odg (nonexistent) +++ openmsp430/trunk/doc/html/images/clock_example.odg (revision 50)
openmsp430/trunk/doc/html/images/clock_example.odg Property changes : Added: svn:mime-type ## -0,0 +1 ## +application/octet-stream \ No newline at end of property Index: openmsp430/trunk/doc/html/images/wave_per.odg =================================================================== Cannot display: file marked as a binary type. svn:mime-type = application/octet-stream Index: openmsp430/trunk/doc/html/images/wave_per.odg =================================================================== --- openmsp430/trunk/doc/html/images/wave_per.odg (nonexistent) +++ openmsp430/trunk/doc/html/images/wave_per.odg (revision 50)
openmsp430/trunk/doc/html/images/wave_per.odg Property changes : Added: svn:mime-type ## -0,0 +1 ## +application/octet-stream \ No newline at end of property Index: openmsp430/trunk/doc/html/images/dbg_uart_sync_frame.png =================================================================== Cannot display: file marked as a binary type. svn:mime-type = application/octet-stream Index: openmsp430/trunk/doc/html/images/dbg_uart_sync_frame.png =================================================================== --- openmsp430/trunk/doc/html/images/dbg_uart_sync_frame.png (nonexistent) +++ openmsp430/trunk/doc/html/images/dbg_uart_sync_frame.png (revision 50)
openmsp430/trunk/doc/html/images/dbg_uart_sync_frame.png Property changes : Added: svn:mime-type ## -0,0 +1 ## +application/octet-stream \ No newline at end of property Index: openmsp430/trunk/doc/html/images/openmsp430-gdbproxy-ddd.png =================================================================== Cannot display: file marked as a binary type. svn:mime-type = application/octet-stream Index: openmsp430/trunk/doc/html/images/openmsp430-gdbproxy-ddd.png =================================================================== --- openmsp430/trunk/doc/html/images/openmsp430-gdbproxy-ddd.png (nonexistent) +++ openmsp430/trunk/doc/html/images/openmsp430-gdbproxy-ddd.png (revision 50)
openmsp430/trunk/doc/html/images/openmsp430-gdbproxy-ddd.png Property changes : Added: svn:mime-type ## -0,0 +1 ## +application/octet-stream \ No newline at end of property Index: openmsp430/trunk/doc/html/images/wave_clocks.png =================================================================== Cannot display: file marked as a binary type. svn:mime-type = application/octet-stream Index: openmsp430/trunk/doc/html/images/wave_clocks.png =================================================================== --- openmsp430/trunk/doc/html/images/wave_clocks.png (nonexistent) +++ openmsp430/trunk/doc/html/images/wave_clocks.png (revision 50)
openmsp430/trunk/doc/html/images/wave_clocks.png Property changes : Added: svn:mime-type ## -0,0 +1 ## +application/octet-stream \ No newline at end of property Index: openmsp430/trunk/doc/html/images/dbg_uart_8N1.odg =================================================================== Cannot display: file marked as a binary type. svn:mime-type = application/octet-stream Index: openmsp430/trunk/doc/html/images/dbg_uart_8N1.odg =================================================================== --- openmsp430/trunk/doc/html/images/dbg_uart_8N1.odg (nonexistent) +++ openmsp430/trunk/doc/html/images/dbg_uart_8N1.odg (revision 50)
openmsp430/trunk/doc/html/images/dbg_uart_8N1.odg Property changes : Added: svn:mime-type ## -0,0 +1 ## +application/octet-stream \ No newline at end of property Index: openmsp430/trunk/doc/html/images/dbg_uart_cmd_write_burst.png =================================================================== Cannot display: file marked as a binary type. svn:mime-type = application/octet-stream Index: openmsp430/trunk/doc/html/images/dbg_uart_cmd_write_burst.png =================================================================== --- openmsp430/trunk/doc/html/images/dbg_uart_cmd_write_burst.png (nonexistent) +++ openmsp430/trunk/doc/html/images/dbg_uart_cmd_write_burst.png (revision 50)
openmsp430/trunk/doc/html/images/dbg_uart_cmd_write_burst.png Property changes : Added: svn:mime-type ## -0,0 +1 ## +application/octet-stream \ No newline at end of property Index: openmsp430/trunk/doc/html/images/openmsp430-gdbproxy.png =================================================================== Cannot display: file marked as a binary type. svn:mime-type = application/octet-stream Index: openmsp430/trunk/doc/html/images/openmsp430-gdbproxy.png =================================================================== --- openmsp430/trunk/doc/html/images/openmsp430-gdbproxy.png (nonexistent) +++ openmsp430/trunk/doc/html/images/openmsp430-gdbproxy.png (revision 50)
openmsp430/trunk/doc/html/images/openmsp430-gdbproxy.png Property changes : Added: svn:mime-type ## -0,0 +1 ## +application/octet-stream \ No newline at end of property Index: openmsp430/trunk/doc/html/images/clock_example.png =================================================================== Cannot display: file marked as a binary type. svn:mime-type = application/octet-stream Index: openmsp430/trunk/doc/html/images/clock_example.png =================================================================== --- openmsp430/trunk/doc/html/images/clock_example.png (nonexistent) +++ openmsp430/trunk/doc/html/images/clock_example.png (revision 50)
openmsp430/trunk/doc/html/images/clock_example.png Property changes : Added: svn:mime-type ## -0,0 +1 ## +application/octet-stream \ No newline at end of property Index: openmsp430/trunk/doc/html/images/wave_per.png =================================================================== Cannot display: file marked as a binary type. svn:mime-type = application/octet-stream Index: openmsp430/trunk/doc/html/images/wave_per.png =================================================================== --- openmsp430/trunk/doc/html/images/wave_per.png (nonexistent) +++ openmsp430/trunk/doc/html/images/wave_per.png (revision 50)
openmsp430/trunk/doc/html/images/wave_per.png Property changes : Added: svn:mime-type ## -0,0 +1 ## +application/octet-stream \ No newline at end of property Index: openmsp430/trunk/doc/html/images/dbg_uart_cmd_read_burst.odg =================================================================== Cannot display: file marked as a binary type. svn:mime-type = application/octet-stream Index: openmsp430/trunk/doc/html/images/dbg_uart_cmd_read_burst.odg =================================================================== --- openmsp430/trunk/doc/html/images/dbg_uart_cmd_read_burst.odg (nonexistent) +++ openmsp430/trunk/doc/html/images/dbg_uart_cmd_read_burst.odg (revision 50)
openmsp430/trunk/doc/html/images/dbg_uart_cmd_read_burst.odg Property changes : Added: svn:mime-type ## -0,0 +1 ## +application/octet-stream \ No newline at end of property Index: openmsp430/trunk/doc/html/images/dbg_uart_cmd_frame.odg =================================================================== Cannot display: file marked as a binary type. svn:mime-type = application/octet-stream Index: openmsp430/trunk/doc/html/images/dbg_uart_cmd_frame.odg =================================================================== --- openmsp430/trunk/doc/html/images/dbg_uart_cmd_frame.odg (nonexistent) +++ openmsp430/trunk/doc/html/images/dbg_uart_cmd_frame.odg (revision 50)
openmsp430/trunk/doc/html/images/dbg_uart_cmd_frame.odg Property changes : Added: svn:mime-type ## -0,0 +1 ## +application/octet-stream \ No newline at end of property Index: openmsp430/trunk/doc/html/images/dbg_uart_cmd_write.odg =================================================================== Cannot display: file marked as a binary type. svn:mime-type = application/octet-stream Index: openmsp430/trunk/doc/html/images/dbg_uart_cmd_write.odg =================================================================== --- openmsp430/trunk/doc/html/images/dbg_uart_cmd_write.odg (nonexistent) +++ openmsp430/trunk/doc/html/images/dbg_uart_cmd_write.odg (revision 50)
openmsp430/trunk/doc/html/images/dbg_uart_cmd_write.odg Property changes : Added: svn:mime-type ## -0,0 +1 ## +application/octet-stream \ No newline at end of property Index: openmsp430/trunk/doc/html/images/wave_resets.odg =================================================================== Cannot display: file marked as a binary type. svn:mime-type = application/octet-stream Index: openmsp430/trunk/doc/html/images/wave_resets.odg =================================================================== --- openmsp430/trunk/doc/html/images/wave_resets.odg (nonexistent) +++ openmsp430/trunk/doc/html/images/wave_resets.odg (revision 50)
openmsp430/trunk/doc/html/images/wave_resets.odg Property changes : Added: svn:mime-type ## -0,0 +1 ## +application/octet-stream \ No newline at end of property Index: openmsp430/trunk/doc/html/images/dbg_uart_8N1.png =================================================================== Cannot display: file marked as a binary type. svn:mime-type = application/octet-stream Index: openmsp430/trunk/doc/html/images/dbg_uart_8N1.png =================================================================== --- openmsp430/trunk/doc/html/images/dbg_uart_8N1.png (nonexistent) +++ openmsp430/trunk/doc/html/images/dbg_uart_8N1.png (revision 50)
openmsp430/trunk/doc/html/images/dbg_uart_8N1.png Property changes : Added: svn:mime-type ## -0,0 +1 ## +application/octet-stream \ No newline at end of property Index: openmsp430/trunk/doc/html/images/openmsp430-loader_lin.png =================================================================== Cannot display: file marked as a binary type. svn:mime-type = application/octet-stream Index: openmsp430/trunk/doc/html/images/openmsp430-loader_lin.png =================================================================== --- openmsp430/trunk/doc/html/images/openmsp430-loader_lin.png (nonexistent) +++ openmsp430/trunk/doc/html/images/openmsp430-loader_lin.png (revision 50)
openmsp430/trunk/doc/html/images/openmsp430-loader_lin.png Property changes : Added: svn:mime-type ## -0,0 +1 ## +application/octet-stream \ No newline at end of property Index: openmsp430/trunk/doc/html/images/dbg_uart_cmd_write.png =================================================================== Cannot display: file marked as a binary type. svn:mime-type = application/octet-stream Index: openmsp430/trunk/doc/html/images/dbg_uart_cmd_write.png =================================================================== --- openmsp430/trunk/doc/html/images/dbg_uart_cmd_write.png (nonexistent) +++ openmsp430/trunk/doc/html/images/dbg_uart_cmd_write.png (revision 50)
openmsp430/trunk/doc/html/images/dbg_uart_cmd_write.png Property changes : Added: svn:mime-type ## -0,0 +1 ## +application/octet-stream \ No newline at end of property Index: openmsp430/trunk/doc/html/images/dbg_uart_cmd_frame.png =================================================================== Cannot display: file marked as a binary type. svn:mime-type = application/octet-stream Index: openmsp430/trunk/doc/html/images/dbg_uart_cmd_frame.png =================================================================== --- openmsp430/trunk/doc/html/images/dbg_uart_cmd_frame.png (nonexistent) +++ openmsp430/trunk/doc/html/images/dbg_uart_cmd_frame.png (revision 50)
openmsp430/trunk/doc/html/images/dbg_uart_cmd_frame.png Property changes : Added: svn:mime-type ## -0,0 +1 ## +application/octet-stream \ No newline at end of property Index: openmsp430/trunk/doc/html/images/dbg_uart_cmd_read_burst.png =================================================================== Cannot display: file marked as a binary type. svn:mime-type = application/octet-stream Index: openmsp430/trunk/doc/html/images/dbg_uart_cmd_read_burst.png =================================================================== --- openmsp430/trunk/doc/html/images/dbg_uart_cmd_read_burst.png (nonexistent) +++ openmsp430/trunk/doc/html/images/dbg_uart_cmd_read_burst.png (revision 50)
openmsp430/trunk/doc/html/images/dbg_uart_cmd_read_burst.png Property changes : Added: svn:mime-type ## -0,0 +1 ## +application/octet-stream \ No newline at end of property Index: openmsp430/trunk/doc/html/images/openmsp430-gdbproxy-eclipse.png =================================================================== Cannot display: file marked as a binary type. svn:mime-type = application/octet-stream Index: openmsp430/trunk/doc/html/images/openmsp430-gdbproxy-eclipse.png =================================================================== --- openmsp430/trunk/doc/html/images/openmsp430-gdbproxy-eclipse.png (nonexistent) +++ openmsp430/trunk/doc/html/images/openmsp430-gdbproxy-eclipse.png (revision 50)
openmsp430/trunk/doc/html/images/openmsp430-gdbproxy-eclipse.png Property changes : Added: svn:mime-type ## -0,0 +1 ## +application/octet-stream \ No newline at end of property Index: openmsp430/trunk/doc/html/images/wave_resets.png =================================================================== Cannot display: file marked as a binary type. svn:mime-type = application/octet-stream Index: openmsp430/trunk/doc/html/images/wave_resets.png =================================================================== --- openmsp430/trunk/doc/html/images/wave_resets.png (nonexistent) +++ openmsp430/trunk/doc/html/images/wave_resets.png (revision 50)
openmsp430/trunk/doc/html/images/wave_resets.png Property changes : Added: svn:mime-type ## -0,0 +1 ## +application/octet-stream \ No newline at end of property Index: openmsp430/trunk/doc/html/images/openmsp430-loader_win.png =================================================================== Cannot display: file marked as a binary type. svn:mime-type = application/octet-stream Index: openmsp430/trunk/doc/html/images/openmsp430-loader_win.png =================================================================== --- openmsp430/trunk/doc/html/images/openmsp430-loader_win.png (nonexistent) +++ openmsp430/trunk/doc/html/images/openmsp430-loader_win.png (revision 50)
openmsp430/trunk/doc/html/images/openmsp430-loader_win.png Property changes : Added: svn:mime-type ## -0,0 +1 ## +application/octet-stream \ No newline at end of property Index: openmsp430/trunk/doc/html/images/wave_dmem.odg =================================================================== Cannot display: file marked as a binary type. svn:mime-type = application/octet-stream Index: openmsp430/trunk/doc/html/images/wave_dmem.odg =================================================================== --- openmsp430/trunk/doc/html/images/wave_dmem.odg (nonexistent) +++ openmsp430/trunk/doc/html/images/wave_dmem.odg (revision 50)
openmsp430/trunk/doc/html/images/wave_dmem.odg Property changes : Added: svn:mime-type ## -0,0 +1 ## +application/octet-stream \ No newline at end of property Index: openmsp430/trunk/doc/html/images/dbg_uart_cmd_read.odg =================================================================== Cannot display: file marked as a binary type. svn:mime-type = application/octet-stream Index: openmsp430/trunk/doc/html/images/dbg_uart_cmd_read.odg =================================================================== --- openmsp430/trunk/doc/html/images/dbg_uart_cmd_read.odg (nonexistent) +++ openmsp430/trunk/doc/html/images/dbg_uart_cmd_read.odg (revision 50)
openmsp430/trunk/doc/html/images/dbg_uart_cmd_read.odg Property changes : Added: svn:mime-type ## -0,0 +1 ## +application/octet-stream \ No newline at end of property Index: openmsp430/trunk/doc/html/integration.html =================================================================== --- openmsp430/trunk/doc/html/integration.html (nonexistent) +++ openmsp430/trunk/doc/html/integration.html (revision 50) @@ -0,0 +1,516 @@ + + + +openMSP430 Integration and Connectivity + + + +

Table of content

+ + + +

1. Overview

+ +This chapter aims to give a comprehensive description of all openMSP430 core interfaces in order to facilitates its integration within an ASIC or FPGA.

+ +The following diagram shows an overview of the openMSP430 core connectivity:

+Core Integration - 23 Jan 2010 +

+The full pinout of the core is summarized in the following table.
+
+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
Port Name Direction Width Description
Clocks
dco_clk Input 1 Fast oscillator (fast clock), CPU clock
lfxt_clk Input 1 Low frequency oscillator (typ. 32kHz)
mclk Output 1 Main system clock
aclk_en Output 1 ACLK enable
smclk_en Output 1 SMCLK enable
Resets
puc Output 1 Main system reset
reset_n Input 1 Reset Pin (low active)
Program Memory interface
pmem_addr Output `PMEM_AWIDTH1 Program Memory address
pmem_cen Output 1 Program Memory chip enable (low active)
pmem_din Output 16 Program Memory data input
pmem_dout Input 16 Program Memory data output
pmem_wen Output 2 Program Memory write enable (low active)
Data Memory interface
dmem_addr Output `DMEM_AWIDTH1 Data Memory address
dmem_cen Output 1 Data Memory chip enable (low active)
dmem_din Output 16 Data Memory data input
dmem_dout Input 16 Data Memory data output
dmem_wen Output 2 Data Memory write enable (low active)
External Peripherals interface
per_addr Output 8 Peripheral address
per_din Output 16 Peripheral data input
per_dout Input 16 Peripheral data output
per_en Output 1 Peripheral enable (high active)
per_wen Output 2 Peripheral write enable (high active)
Interrupts
irq Input 14 Maskable interrupts (one-hot signal)
nmi Input 1 Non-maskable interrupt (asynchronous)
irq_acc Output 14 Interrupt request accepted (one-hot signal)
Serial Debug interface
dbg_freeze Output 1 Freeze peripherals
dbg_uart_txd Output 1 Debug interface: UART TXD
dbg_uart_rxd Input 1 Debug interface: UART RXD
+
+1: This parameter is declared in the "openMSP430_defines.v" file and defines the RAM/ROM size.
+
+ + + + +

2. Clocks

+ +The different clocks in the design are managed by the Basic Clock Module: +

+Clock structure diagram +
+
    +
  • DCO_CLK: this input port is typically connected to a PLL, RC oscillator or any clock resource the target FPGA might provide.
    + From a synthesis tool perspective (ISE, Quartus, Libero, Design Compiler...), this the only port where a clock needs to be declared. +

    +
    • +
  • + LFXT_CLK: if ACLK_EN or SMCLK_EN are going to be used in the project (for example through the Watchdog or TimerA peripherals), then this port needs to be connected to a clock running at least two time slower as DCO_CLK (typically 32kHz). It can be connected to 0 or 1 otherwise. +

    +
    • +
  • + MCLK: the main system clock drives the complete openMSP430 clock domain, including program/data memories and the peripheral interfaces. +

    +
    • +
  • + ACLK_EN / SMCLK_EN: these two clock enable signals can be used in order to emulate the original ACLK and SMCLK from the MSP430 specification.
    + An example of this can be found in the Watchdog and TimerA modules, where it is implemented as following:

    +Clock implementation example +

    +
    • +
+ +As an illustration, the following waveform shows the different clocks where the software running on the openMSP430 configures the BCSCTL1 and BCSCTL2 registers so that ACLK_EN and SMCLK_EN are respectively running at LFXT_CLK/2 and DCO_CLK/4.

+Waveforms: Clocks - Jan 12. 2010 +

+ + + +

3. Resets

+ +
    +
  • RESET_N: this input port is typically connected to a board push button and is generally combined with the system power-on-reset. +

    +
    • +
  • + PUC: the Power-Up-Clear signal is asynchronously set with the reset pin (RESET_N), the watchdog reset or the serial debug interface reset. In order to get clean timings, it is synchronously cleared with MCLK's falling edge. As a general rule, this signal should be used as the reset of the MCLK clock domain. +

    +
    • +
+The following waveform illustrates this:

+Waveforms: Resets - Jan 12. 2010 +

+ + + +

4. Program Memory

+ +Depending on the project needs, the program memory can be either implemented as a ROM or RAM.
+
+If a ROM is selected then the PMEM_DIN and PMEM_WEN ports won't be connected. In that case, the software debug capabilities are limited because the serial debug interface can only use hardware breakpoints in order to stop the program execution. In addition, updating the software will require a reprogramming of the FPGA.
+
+If the program memory is a RAM, the developer gets full flexibility regarding software debugging. The serial debug interface can be used to update the program memory and software breakpoints can be used.
+

+That said, the protocol between the openMSP430 and the program memory is quite standard. Signal description goes as following: +
    +
  • PMEM_CEN: when this signal is active, the read/write access will be executed with the next MCLK rising edge. Note that this signal is LOW ACTIVE. +

    +
    • +
  • + PMEM_ADDR: Memory address of the 16 bit word which is going to be accessed.
    + Note: in order to calculate the core logical address from the program memory physical address, the formula goes as following: LOGICAL@=2*PHYSICAL@+0x10000-PMEM_SIZE +

    +
    • +
  • + PMEM_DOUT: the memory output word will be updated with every valid read/write access (i.e. PMEM_DOUT is not updated if PMEM_CEN=1). +

    +
    • +
  • + PMEM_WEN: this signal selects which byte should be written during a valid access. PMEM_WEN[0] will activate a write on the lower byte, PMEM_WEN[1] a write on the upper byte. Note that these signals are LOW ACTIVE. +

    +
    • +
  • + PMEM_DIN: the memory input word will be written with the valid write access according to the PMEM_WEN value. +

    +
    • +
+The following waveform illustrates some read accesses of the program memory (write access are illustrated in the data memory section):

+Waveforms: Program memory - Jan +

+ + +

5. Data Memory

+ +The data memory is always implemented as a RAM.
+
+The protocol between the openMSP430 and the data memory is the same as the one of the program memory. Therefore, the signal description is the same: +
    +
  • DMEM_CEN: when this signal is active, the read/write access will be executed with the next MCLK rising edge. Note that this signal is LOW ACTIVE. +

    +
    • +
  • + DMEM_ADDR: Memory address of the 16 bit word which is going to be accessed.
    + Note: in order to calculate the core logical address from the data memory physical address, the formula goes as following: LOGICAL@=2*PHYSICAL@+0x200 +

    +
    • +
  • + DMEM_DOUT: the memory output word will be updated with every valid read/write access (i.e. DMEM_DOUT is not updated if DMEM_CEN=1). +

    +
    • +
  • + DMEM_WEN: this signal selects which byte should be written during a valid access. DMEM_WEN[0] will activate a write on the lower byte, DMEM_WEN[1] a write on the upper byte. Note that these signals are LOW ACTIVE. +

    +
    • +
  • + DMEM_DIN: the memory input word will be written with the valid write access according to the DMEM_WEN value. +

    +
    • +
+The following waveform illustrates some read/write access to the data memory:

+Waveforms: Data memory - Jan 12. +

+ + + +

6. Peripherals

+ +The protocol between the openMSP430 core and its peripherals is the exactly same as the one with the data and program memories in regards to write access and differs slightly for read access.
+
+On the connectivity side, the specificity is that the read data bus of all peripherals should be ORed together before being connected to the core, as showed in the diagram of the Overview section.
+From the logical point of view, during a read access, each peripheral outputs the combinatorial value of its read mux and returns 0 if it doesn't contain the addressed register. On the waveforms, this translates by seeing the register value on PER_DOUT while PER_EN is valid and not one clock cycle afterwards as it is the case with the program and data memories.
+In any case, it is recommended to use the templates provided with the core in order to develop your own custom peripherals.
+The signal description therefore goes as following: +
    +
  • PER_EN: when this signal is active, read access are executed during the current MCLK cycle while write access will be executed with the next MCLK rising edge. Note that this signal is HIGH ACTIVE. +

    +
    • +
  • + PER_ADDR: peripheral register address of the 16 bit word which is going to be accessed.
    + Note: in order to calculate the core logical address from the peripheral register physical address, the formula goes as following: LOGICAL@=2*PHYSICAL@ +

    +
    • +
  • + PER_DOUT: the peripheral output word will be updated with every valid read/write access, it will be set to 0 otherwise. +

    +
    • +
  • + PER_WE: this signal selects which byte should be written during a valid access. PER_WEN[0] will activate a write on the lower byte, PER_WEN[1] a write on the upper byte. Note that these signals are HIGH ACTIVE. +

    +
    • +
  • + PER_DIN: the peripheral input word will be written with the valid write access according to the PER_WEN value. +

    +
    • +
+The following waveform illustrates some read/write access to the peripheral registers:

+Waveforms: Peripherals - Jan 12. +

+ + + + +

7. Interrupts

+ +As with the original MSP430, the interrupt priorities of the openMSP430 are fixed in hardware accordingly to the connectivity of the NMI and IRQ ports.
+If two interrupts are pending simultaneously, the higher priority interrupt will be serviced first.
+The following table summarize this:

+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
  Interrupt Port    Vector address    Priority  
RESET_N0xFFFE15 (highest)
NMI0xFFFC14
IRQ[13]0xFFFA13
IRQ[12]0xFFF812
IRQ[11]0xFFF611
IRQ[10]0xFFF410
IRQ[9]0xFFF29
IRQ[8]0xFFF08
IRQ[7]0xFFEE7
IRQ[6]0xFFEC6
IRQ[5]0xFFEA5
IRQ[4]0xFFE84
IRQ[3]0xFFE63
IRQ[2]0xFFE42
IRQ[1]0xFFE21
IRQ[0]0xFFE00 (lowest)
+

+The signal description goes as following: +
    +
  • + NMI: The Non-Maskable Interrupt has higher priority than other IRQs and is masked by the NMIIE bit instead of GIE.
    +It is internally synchronized to the MCLK domain and can therefore be connected to any asynchronous signal of the chip (which could for example be a pin of the FPGA). If unused, this signal should be connected to 0. +

    +
    • +
  • + IRQ: The standard interrupts can be connected to any signal coming from the MCLK domain (typically a peripheral). Priorities can be chosen by selecting the proper bit of the IRQ bus as shown in the table above. Unused interrupts should be connected to 0.
    +Note: IRQ[10] is internally connected to the Watchdog interrupt. If this bit is also used by an external peripheral, they will both share the same interrupt vector. +

    +
    • +
  • + IRQ_ACC: Whenever an interrupt request is serviced, some peripheral automatically clear their pending flag in hardware. In order to do so, the IRQ_ACC bus can be used by using the bit matching the corresponding IRQ bit. An example of this is shown in the implementation of the TACCR0 Timer A interrupt. +

    +
    • +
+The following waveform illustrates a TAIV interrupt issued by the Timer-A, which is connected to IRQ[8] :

+Waveforms: Interrupts - Jan 12. + +

+ + + + +

8. Serial Debug Interface

+ +The serial debug interface module provides a two-wires communication bus for remote debugging and an additional freeze signal which might be useful for some peripherals.
+
+
    +
  • + DBG_FREEZE: this signal will be set whenever the debug interface stops the CPU (and if the FRZ_BRK_EN field of the CPU_CTL debug register is set). As its name implies, the purpose of DBG_FREEZE is to freeze a peripheral whenever the CPU is stopped by the software debugger.
    +For example, it is used by the Watchdog timer in order to stop its free-running counter. This prevents the CPU from being reseted by the watchdog every times the user stops the CPU during a debugging session. +

    +
    • +
  • + DBG_UART_TXD / DBG_UART_RXD: these signals are typically connected to an RS-232 transceiver and will allow a PC to communicate with the openMSP430 core. +

    +
    • +
+The following waveform shows some communication traffic on the serial bus :

+Waveforms: SDI - Jan 12. 2010 +

+ + \ No newline at end of file
openmsp430/trunk/doc/html/integration.html Property changes : Added: svn:eol-style ## -0,0 +1 ## +native \ No newline at end of property Index: openmsp430/trunk/doc/html/serial_debug_interface.html =================================================================== --- openmsp430/trunk/doc/html/serial_debug_interface.html (nonexistent) +++ openmsp430/trunk/doc/html/serial_debug_interface.html (revision 50) @@ -0,0 +1,944 @@ + + + +openMSP430 Serial Debug Interface + + + +

Table of content

+ + + +

1. Introduction

+ +The original MSP430 from TI provides a serial debug interface to give a simple path to software development. In that case, the communication with the host computer is typically build on a JTAG or Spy-Bi-Wire serial protocol. However, the global debug architecture from the MSP430 is unfortunately poorly documented on the web (and is also probably tightly linked with the internal core architecture). +

+A custom module has therefore been implemented for the openMSP430. The communication with the host is done with a simple RS232 cable (8N1 serial protocol) and the debug unit provides all the required features for Nexus Class 3 debugging (beside trace), namely: +
    +
  • CPU control (run, stop, step, reset).
    • +
  • Software & hardware breakpoint support.
    • +
  • Memory read/write on-the-fly (no need to halt execution).
    • +
  • CPU registers read/write on-the-fly (no need to halt execution).
    • +
+ + + +

2. Debug Unit

+ + +

2.1 Register Mapping

+ +The following table summarize the complete debug register set accessible through the debug communication interface: +

+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
Register NameAddressBit Field
151413121110 9 8 7 6 5 4 3 2 1 0
CPU_ID_LO0x00CPU_ID[7:0]PMEM_AWIDTHDMEM_AWIDTH
CPU_ID_HI0x01CPU_ID[23:8]
CPU_CTL0x02ReservedCPU_RSTRST_BRK_ENFRZ_BRK_ENSW_BRK_ENISTEPRUNHALT
CPU_STAT0x03ReservedHWBRK3_PNDHWBRK2_PNDHWBRK1_PNDHWBRK0_PNDSWBRK_PNDPUC_PNDRes.HALT_RUN
MEM_CTL0x04ReservedB/WMEM/REGRD/WRSTART
MEM_ADDR0x05MEM_ADDR[15:0]
MEM_DATA0x06MEM_DATA[15:0]
MEM_CNT0x07MEM_CNT[15:0]
BRK0_CTL0x08ReservedRANGE_MODEINST_ENBREAK_ENACCESS_MODE
BRK0_STAT0x09ReservedRANGE_WRRANGE_RDADDR1_WRADDR1_RDADDR0_WRADDR0_RD
BRK0_ADDR00x0ABRK_ADDR0[15:0]
BRK0_ADDR10x0BBRK_ADDR1[15:0]
BRK1_CTL0x0CReservedRANGE_MODEINST_ENBREAK_ENACCESS_MODE
BRK1_STAT0x0DReservedRANGE_WRRANGE_RDADDR1_WRADDR1_RDADDR0_WRADDR0_RD
BRK1_ADDR00x0EBRK_ADDR0[15:0]
BRK1_ADDR10x0FBRK_ADDR1[15:0]
BRK2_CTL0x10ReservedRANGE_MODEINST_ENBREAK_ENACCESS_MODE
BRK2_STAT0x11ReservedRANGE_WRRANGE_RDADDR1_WRADDR1_RDADDR0_WRADDR0_RD
BRK2_ADDR00x12BRK_ADDR0[15:0]
BRK2_ADDR10x13BRK_ADDR1[15:0]
BRK3_CTL0x14ReservedRANGE_MODEINST_ENBREAK_ENACCESS_MODE
BRK3_STAT0x15ReservedRANGE_WRRANGE_RDADDR1_WRADDR1_RDADDR0_WRADDR0_RD
BRK3_ADDR00x16BRK_ADDR0[15:0]
BRK3_ADDR10x17BRK_ADDR1[15:0]
+ + + +

2.2 CPU Control/Status Registers

+ + +

2.2.1 CPU_ID

+This 32 bit read-only register holds the ID of the implemented openMSP430 as well as the program and data memory size information. +

+ + + + + + + + + + + + + + + + + + + + + + + + + + + + +
Register NameAddressBit Field
151413121110 9 8 7 6 5 4 3 2 1 0
CPU_ID_LO0x00CPU_ID[7:0]PMEM_AWIDTHDMEM_AWIDTH
CPU_ID_HI0x01CPU_ID[23:7]
+
+ + + + + + + + + + + + + +
 
  • CPU_ID
    		• : Set by default to 0x4D5350 (ascii code for "MSP")
     
  • PMEM_AWIDTH
    		• : Program memory address width for the current implementation. The ROM or RAM size is then equal to 2PMEM_AWIDTH
     
  • DMEM_AWIDTH
    		• : Data memory address width for the current implementation. The RAM size is then equal to 2DMEM_AWIDTH
    + + +

    2.2.2 CPU_CTL

    + +This 8 bit read-write register is used to control the CPU and to configure some basic debug features. After a POR, this register is set to 0x00. +

    + + + + + + + + + + + + + + + + + + + + + + + + +
    Register NameAddressBit Field
    7 6 5 4 3 2 1 0
    CPU_CTL0x02Res.CPU_RSTRST_BRK_ENFRZ_BRK_ENSW_BRK_ENISTEPRUNHALT
    +
    + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
     
  • CPU_RST
    		• : Setting this bit to 1 will activate the PUC reset. Setting it back to 0 will release it.
     
  • RST_BRK_EN
    		• : If set to 1, the CPU will automatically break after a PUC occurrence.
     
  • FRZ_BRK_EN
    		• : If set to 1, the timers and watchdog are frozen when the CPU is halted.
     
  • SW_BRK_EN
    		• : Enables the software breakpoint detection.
     
  • ISTEP1
    		• : Writing 1 to this bit will perform a single instruction step if the CPU is halted.
     
  • RUN1
    		• : Writing 1 to this bit will get the CPU out of halt state.
     
  • HALT1
    		• : Writing 1 to this bit will put the CPU in halt state.
    +
    1:this field is write-only and always reads back 0. +
    + +

    2.2.3 CPU_STAT

    + +This 8 bit read-write register gives the global status of the debug interface. After a POR, this register is set to 0x00. +

    + + + + + + + + + + + + + + + + + + + + + + + + +
    Register NameAddressBit Field
    7 6 5 4 3 2 1 0
    CPU_STAT0x03HWBRK3_PNDHWBRK2_PNDHWBRK1_PNDHWBRK0_PNDSWBRK_PNDPUC_PNDRes.HALT_RUN
    +
    + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
     
  • HWBRK3_PND
    		• : This bit reflects if one of the Hardware Breakpoint Unit 3 status bit is set (i.e. BRK3_STAT≠0).
     
  • HWBRK2_PND
    		• : This bit reflects if one of the Hardware Breakpoint Unit 2 status bit is set (i.e. BRK2_STAT≠0).
     
  • HWBRK1_PND
    		• : This bit reflects if one of the Hardware Breakpoint Unit 1 status bit is set (i.e. BRK1_STAT≠0).
     
  • HWBRK0_PND
    		• : This bit reflects if one of the Hardware Breakpoint Unit 0 status bit is set (i.e. BRK0_STAT≠0).
     
  • SWBRK_PND
    		• : This bit is set to 1 when a software breakpoint occurred. It can be cleared by writing 1 to it.
     
  • PUC_PND
    		• : This bit is set to 1 when a PUC reset occured. It can be cleared by writing 1 to it.
     
  • HALT_RUN
    		• : This read-only bit gives the current status of the CPU: +
         0 - CPU is running. +
       1 - CPU is stopped. +
    + + + +

    2.3 Memory Access Registers

    + +The following four registers enable single and burst read/write access to both CPU-Registers and full memory address range. +
    In order to perform an access, the following sequences are typically done: +
      +
    • single read access (MEM_CNT=0):
      • +
        +
      1. set MEM_ADDR with the memory address (or register number) to be read
        2. +
      2. set MEM_CTL (in particular RD/WR=0 and START=1)
        3. +
      3. read MEM_DATA
        4. +
      +
    • single write access (MEM_CNT=0):
      • +
        +
      1. set MEM_ADDR with the memory address (or register number) to be written
        2. +
      2. set MEM_DATA with the data to be written
        3. +
      3. set MEM_CTL (in particular RD/WR=1 and START=1)
        4. +
      +
    • burst read/write access (MEM_CNT≠0):
      • + +
    + +

    2.3.1 MEM_CTL

    + +This 8 bit read-write register is used to control the Memory and CPU-Register read/write access. After a POR, this register is set to 0x00. +

    + + + + + + + + + + + + + + + + + + + + + +
    Register NameAddressBit Field
    7 6 5 4 3 2 1 0
    MEM_CTL0x04ReservedB/WMEM/REGRD/WRSTART
    +
    + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
     
  • B/W
    		• : 0 - 16 bit access.
        1 -   8 bit access (not valid for CPU-Registers).
     
  • MEM/REG
    		• : 0 - Memory access.
        1 - CPU-Register access.
     
  • RD/WR
    		• : 0 - Read access.
        1 - Write access.
     
  • START
    		• : 0- Do nothing
        1 - Initiate memory transfer.
    + + +

    2.3.2 MEM_ADDR

    + +This 16 bit read-write register specifies the Memory or CPU-Register address to be used for the next read/write transfer. After a POR, this register is set to 0x0000. +
    +Note: in case of burst (i.e. MEM_CNT≠0), this register specifies the first address of the burst transfer and will be incremented automatically as the burst goes (by 1 for 8-bit access and by 2 for 16-bit access). +

    + + + + + + + + + + + + + + + + + + + + + +
    Register NameAddressBit Field
    151413121110 9 8 7 6 5 4 3 2 1 0
    MEM_ADDR0x05MEM_ADDR[15:0]
    +
    + + + + + +
     
  • MEM_ADDR
    		• : Memory or CPU-Register address to be used for the next read/write transfer.
    + + +

    2.3.3 MEM_DATA

    + +This 16 bit read-write register specifies (wr) or receive (rd) the Memory or CPU-Register data for the the next transfer. After a POR, this register is set to 0x0000. +

    + + + + + + + + + + + + + + + + + + + + + +
    Register NameAddressBit Field
    151413121110 9 8 7 6 5 4 3 2 1 0
    MEM_DATA0x06MEM_DATA[15:0]
    +
    + + + + + + + + + +
     
  • MEM_DATA
    		• : if MEM_CTL.WR - data to be written during the next write transfer.
        if MEM_CTL.RD - updated with the data from the read transfer
    + + +

    2.3.4 MEM_CNT

    + +This 16 bit read-write register controls the burst access to the Memory or CPU-Registers. If set to 0, a single access will occur, otherwise, a burst will be performed. The burst being optimized for the communication interface, more details are given there. After a POR, this register is set to 0x0000. +

    + + + + + + + + + + + + + + + + + + + + + +
    Register NameAddressBit Field
    151413121110 9 8 7 6 5 4 3 2 1 0
    MEM_CNT0x07MEM_CNT[15:0]
    +
    + + + + + + + + + +
     
  • MEM_CNT
    		• : =0 - a single access will be performed with the next transfer.
        ≠0 - specifies the burst size for the next transfer (i.e number of data access). This field will be automatically decremented as the burst goes.
    + + + +

    2.4 Hardware Breakpoint Unit Registers

    +Depending on the defines located in the "openmsp430_defines.v" file, up to four hardware breakpoint units can be included in the design. These units can be individually controlled with the following registers. + +

    2.4.1 BRKx_CTL

    + +This 8 bit read-write register controls the hardware breakpoint unit x. After a POR, this register is set to 0x00. +

    + + + + + + + + + + + + + + + + + + + + + +
    Register NameAddressBit Field
    7 6 5 4 3 2 1 0
    BRKx_CTL0x08, 0x0C, 0x10, 0x14ReservedRANGE_MODEINST_ENBREAK_ENACCESS_MODE
    +
    + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
     
  • RANGE_MODE
    		• : 0 - Address match on BRK_ADDR0 or BRK_ADDR1 (normal mode)
        1 - Address match on BRK_ADDR0→BRK_ADDR1 range (range mode)
     
  • INST_EN
    		• : 0 - Checks are done on the execution unit (data flow).
        1 - Checks are done on the frontend (instruction flow).
     
  • BREAK_EN
    		• : 0 - Watchpoint mode enable (don't stop on address match).
        1 - Breakpoint mode enable (stop on address match).
     
  • ACCESS_MODE
    		• : 00 - Disabled
         01 - Detect read access. +
      10 - Detect write access. +
      11 - Detect read/write access +
    Note: '10' & '11' modes are not supported on the instruction flow
    + + +

    2.4.2 BRKx_STAT

    + +This 8 bit read-write register gives the status of the hardware breakpoint unit x. Each status bit can be cleared by writing 1 to it. After a POR, this register is set to 0x00. +

    + + + + + + + + + + + + + + + + + + + + + + + +
    Register NameAddressBit Field
    7 6 5 4 3 2 1 0
    BRKx_STAT0x09, 0x0D, 0x11, 0x15ReservedRANGE_WRRANGE_RDADDR1_WRADDR1_RDADDR0_WRADDR0_RD
    +
    + + + + + + + + + + + + + + + + + + + + + + + + + +
     
  • RANGE_WR
    		• : This bit is set whenever the CPU performs a write access within the BRKx_ADDR0→BRKx_ADDR1 range (valid if RANGE_MODE=1 and ACCESS_MODE[1]=1).
     
  • RANGE_RD
    		• : This bit is set whenever the CPU performs a read access within the BRKx_ADDR0→BRKx_ADDR1 range (valid if RANGE_MODE=1 and ACCESS_MODE[0]=1).
     
  • ADDR1_WR
    		• : This bit is set whenever the CPU performs a write access at the BRKx_ADDR1 address (valid if RANGE_MODE=0 and ACCESS_MODE[1]=1).
     
  • ADDR1_RD
    		• : This bit is set whenever the CPU performs a read access at the BRKx_ADDR1 address (valid if RANGE_MODE=0 and ACCESS_MODE[0]=1).
     
  • ADDR0_WR
    		• : This bit is set whenever the CPU performs a write access at the BRKx_ADDR0 address (valid if RANGE_MODE=0 and ACCESS_MODE[1]=1).
     
  • ADDR0_RD
    		• : This bit is set whenever the CPU performs a read access at the BRKx_ADDR0 address (valid if RANGE_MODE=0 and ACCESS_MODE[0]=1).
    + + +

    2.4.3 BRKx_ADDR0

    + +This 16 bit read-write register holds the value which is compared against the address value currently present on the program or data address bus. After a POR, this register is set to 0x0000. +

    + + + + + + + + + + + + + + + + + + + + + +
    Register NameAddressBit Field
    151413121110 9 8 7 6 5 4 3 2 1 0
    BRKx_ADDR00x0A, 0x0E, 0x12, 0x16BRK_ADDR0[15:0]
    +
    + + + + + +
     
  • BRK_ADDR0
    		• : Value compared against the address value currently present on the program or data address bus.
    + + +

    2.4.4 BRKx_ADDR1

    + +This 16 bit read-write register holds the value which is compared against the address value currently present on the program or data address bus. After a POR, this register is set to 0x0000. +

    + + + + + + + + + + + + + + + + + + + + + +
    Register NameAddressesBit Field
    151413121110 9 8 7 6 5 4 3 2 1 0
    BRKx_ADDR10x0B, 0x0F, 0x13, 0x17BRK_ADDR1[15:0]
    +
    + + + + + +
     
  • BRK_ADDR1
    		• : Value compared against the address value currently present on the program or data address bus.
    + + + +

    3. Debug Communication Interface: UART

    +With its UART interface, the openMSP430 debug unit can communicate with the host computer using a simple RS232 cable (connected to the dbg_uart_txd and dbg_uart_rxd ports of the IP).
    +Using an standard USB to RS232 adaptor, the interface provides a reliable communication link up to 1,5Mbps. + + +

    3.1 Serial communication protocol: 8N1

    +There are plenty tutorials on Internet regarding RS232 based protocols. However, here is quick recap about 8N1 (1 Start bit, 8 Data bits, No Parity, 1 Stop bit):
    +
    +8N1 Serial Protocol +
    +As you can see in the above diagram, data transmission starts with a Start bit, followed by the data bits (LSB sent first and MSB sent last), and ends with a "Stop" bit. + + +

    3.2 Synchronization frame

    +After a POR, the Serial Debug Interface expects a synchronization frame from the host computer in order to determine the communication speed (i.e. the baud rate).
    +The synchronization frame looks as following: +
    +Debug Synchronization Frame +
    +As you can see, the host simply sends the 0x80 value. The openMSP430 will then measure the time between the falling and rising edge, divide it by 8 and automatically deduce the baud rate it should use to properly communicate with the host. +

    +Important note: if you want to change the communication speed between two debugging sessions, the openMSP430 needs to go over a POR cycle and a new synchronization frame needs to be send. + + +

    3.3 Read/Write access to the debug registers

    +In order to perform a read / write access to a debug register, the host needs to send a command frame to the openMSP430.
    +In case of write access, this command frame will be followed by 1 or 2 data frames and in case of read access, the openMSP430 will send 1 or 2 data frames after receiving the command. + + +

    3.3.1 Command Frame

    +The command frame looks as following: +
    +Debug Command Frame +
    + + + + + + + + + + + + + +
     
  • WR
    		• : Perform a Write access when set. Read otherwise.
     
  • B/W
    		• : Perform a 8-bit data access when set (one data frame). 16-bit otherwise (two data frame).
     
  • Address
    		• : Debug register address.
    + + +

    3.3.2 Write access

    +A write access transaction looks like this: +
    +Debug Write Transaction + + +

    3.3.3 Read access

    +A read access transaction looks like this: +
    +Debug Read Transaction + + +

    3.4 Read/Write burst implementation for the CPU Memory access

    +In order to optimize the data burst transactions for the UART, read/write access are not done by reading or writing the MEM_DATA register.
    +Instead, the data transfer starts immediately after the MEM_CTL.START bit has been set. + + +

    3.4.1 Write Burst access

    +A write burst transaction looks like this: +
    +Debug Write Burst Transaction + + +

    3.4.2 Read Burst access

    +A read burst transaction looks like this: +
    +Debug Read Burst Transaction + + + + \ No newline at end of file
    openmsp430/trunk/doc/html/serial_debug_interface.html Property changes : Added: svn:eol-style ## -0,0 +1 ## +native \ No newline at end of property Index: openmsp430/trunk/doc/html/overview.html =================================================================== --- openmsp430/trunk/doc/html/overview.html (nonexistent) +++ openmsp430/trunk/doc/html/overview.html (revision 50) @@ -0,0 +1,97 @@ + + + +openMSP430 Overview + + + +

    Introduction

    + +The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog. It is compatible with Texas Instruments' MSP430 microcontroller family and can execute the code generated by an MSP430 toolchain in a cycle accurate way. +

    +The core comes with some peripherals (GPIO, TimerA, generic templates) and a Serial Debug Interface for in-system software development. + +

    Download

    +

    Design

    +The complete tar archive of the project can be downloaded here (OpenCores account required).
    +
    +The following SVN command can be run from a console (or GUI): +

    + + + + + + + +
    + svn export http://opencores.org/ocsvn/openmsp430/openmsp430/trunk/ openmsp430 +
    +

    +To keep yourself informed about project updates, you can subscribe to the following RSS feed. +

    +

    Documentation

    +The online documentation is available as pdf +

    Features & Limitations

    +

    Features

    +
      +
    • Core: +
        +
      • Full instruction set support.
        • +
      • All addressing modes are supported.
        • +
      • IRQ and NMI support.
        • +
      • Power saving modes functionality is supported.
        • +
      • Configurable memory size for both program and data.
        • +
      • Serial Debug Interface (Nexus class 3).
        • +
      • FPGA friendly (single clock domain, no clock gate).
        • +
      • Small size (uses ~43% of a XC3S200 Xilinx Spartan-3).
        • +
      +
      • +
      +
    • Peripherals: +
        +
      • Basic Clock Module.
        • +
      • Watchdog.
        • +
      • Timer A.
        • +
      • GPIO (port 1 to 6).
        • +
      +
      • +
    +

    Limitations

    +
      +
    • Core: +
        +
      • Instructions can't be executed from the data memory.
        • +
      +
      • +
      +
    • Peripherals: +
        +
      • Basic clock module doesn't offer the full functionality of a real MSP430.
        • +
      +
      • +
    + +

    Links

    +Development has been performed using the following freely available (excellent) tools: + +Discussion group: + +A few MSP430 links: + + +

    Legal information

    +MSP430 is a trademark of Texas Instruments, Inc. This project is not affiliated in any way with Texas Instruments. All other product names are trademarks or registered trademarks of their respective owners. + + + \ No newline at end of file
    openmsp430/trunk/doc/html/overview.html Property changes : Added: svn:eol-style ## -0,0 +1 ## +native \ No newline at end of property Index: openmsp430/trunk/doc/html/core.html =================================================================== --- openmsp430/trunk/doc/html/core.html (nonexistent) +++ openmsp430/trunk/doc/html/core.html (revision 50) @@ -0,0 +1,653 @@ + + + +openMSP430 Core + + +

    Table of content

    + + + +

    1. Introduction

    + +The openMSP430 is a 16-bit microcontroller core compatible with TI's MSP430 family (note that the extended version of the architecture, the MSP430X, isn't supported by this IP). It is based on a Von Neumann architecture, with a single address space for instructions and data. +

    +This design has been implemented to be FPGA friendly. Therefore, the core doesn't contain any clock gate and has only a single clock domain. As a consequence, the clock management block has a few limitations. +

    +This IP doesn't contain the instruction and data memory blocks internally (these are technology dependent hard macros which are connected to the IP during chip integration). +However the core is fully configurable in regard to the supported RAM and/or ROM sizes. +

    +In addition to the CPU core itself, several peripherals are also provided and can be easily connected to the core during integration. +

    + + +

    2. Design

    + + +

    2.1 Core

    + + +

    2.1.1 Design structure

    + +The following diagram shows the openMSP430 design structure: +

    +CPU Structure +
    +
      +
    • Frontend: This module performs the instruction Fetch and Decode tasks. It also contains the execution state machine.
      • +
    • Execution unit: Containing the ALU and the register file, this module executes the current decoded instruction according to the execution state.
      • +
    • Serial Debug Interface: Contains all the required logic for a Nexus class 3 debugging unit (without trace). Communication with the host is done with a standard 8N1 serial interface.
      • +
    • Memory backbone: This block performs a simple arbitration between the frontend and execution-unit for program, data and peripheral memory access.
      • +
    • Basic Clock Module: Generates the ACLK and SMCLK enable signals.
      • +
    • SFRs: The Special Function Registers block contain diverse configuration registers (NMI, Watchdog, ...).
      • +
    • Watchdog: Although it is a peripheral, the watchdog is permanently included in the core because of its tight links with the NMI interrupts and the PUC reset generation.
      • +
    + + +

    2.1.2 Limitations

    + +The known core limitations are the following: +
    +
      +
    • Instructions can't be executed from the data memory.
      • +
    • SCG0 is not implemented (turns off DCO).
      • +
    • MCLK can't be divided and can only have DCO_CLK as source (see Basic Clock Module section).
      • +
    + + +

    2.1.3 Configuration

    + +It is possible to configure the openMSP430 core through the "openMSP430_defines.v" file located in the "rtl" directory (see file and directory description).
    +Two parameters can be adjusted by the user in order to define the program and data memory sizes: +

    + + + + + + + +
    + + // Program Memory Size +
    // 9 -> 1 kB +
    // 10 -> 2 kB +
    // 11 -> 4 kB +
    // 12 -> 8 kB +
    // 13 -> 16 kB +
    // 14 -> 32 kB +
    `define PMEM_AWIDTH 10 +
    +
    // Data Memory Size +
    // 6 -> 128 B +
    // 7 -> 256 B +
    // 8 -> 512 B +
    // 9 -> 1 kB +
    // 10 -> 2 kB +
    // 11 -> 4 kB +
    // 12 -> 8 kB +
    // 13 -> 16 kB +
    // 14 -> 32 kB +
    `define DMEM_AWIDTH 6 +     +
    +

    +Note: Program and data memories SHOULD NOT be both set to 32 kB +


    +The following parameters define if the debug interface should be included or not and how many hardware breakpoint units should be included. + +

    + + + + + + + +
    + + //---------------------------------------------------------------------------- +
    // REMOTE DEBUGGING INTERFACE CONFIGURATION +
    //---------------------------------------------------------------------------- +
    +
    // Include Debug interface +
    `define DBG_EN +
    +
    // Debug interface selection +
    // `define DBG_UART -> Enable UART (8N1) debug interface +
    // `define DBG_JTAG -> DON'T UNCOMMENT, NOT SUPPORTED +
    // +
    `define DBG_UART +
    //`define DBG_JTAG +
    +
    // Number of hardware breakpoints (each unit contains 2 hw address breakpoints) +
    // `define DBG_HWBRK_0 -> Include hardware breakpoints unit 0 +
    // `define DBG_HWBRK_1 -> Include hardware breakpoints unit 1 +
    // `define DBG_HWBRK_2 -> Include hardware breakpoints unit 2 +
    // `define DBG_HWBRK_3 -> Include hardware breakpoints unit 3 +
    // +
    `define DBG_HWBRK_0 +
    `define DBG_HWBRK_1 +
    `define DBG_HWBRK_2 +
    `define DBG_HWBRK_3 +     +
    +

    +Note: Since the hardware breakpoint units are relatively big, it is recommended to include as many as you plan to use. These units are particularly useful if your instruction memory is a ROM (i.e. when you can't use software breakpoints) or if you want to be able to stop the CPU whenever some particular data addresses are accessed. +


    +All remaining defines located in this file are system constants and should not be edited. + + +

    2.1.4 Pinout

    + +The full pinout of the openMSP430 core is provided in the following table: +

    + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
    Port Name Direction Width Description
    Clocks
    dco_clk Input 1 Fast oscillator (fast clock), CPU clock
    lfxt_clk Input 1 Low frequency oscillator (typ. 32kHz)
    mclk Output 1 Main system clock
    aclk_en Output 1 ACLK enable
    smclk_en Output 1 SMCLK enable
    Resets
    puc Output 1 Main system reset
    reset_n Input 1 Reset Pin (low active)
    Program Memory interface
    pmem_addr Output `PMEM_AWIDTH1 Program Memory address
    pmem_cen Output 1 Program Memory chip enable (low active)
    pmem_din Output 16 Program Memory data input (optional2)
    pmem_dout Input 16 Program Memory data output
    pmem_wen Output 2 Program Memory write enable (low active) (optional2)
    Data Memory interface
    dmem_addr Output `DMEM_AWIDTH1 Data Memory address
    dmem_cen Output 1 Data Memory chip enable (low active)
    dmem_din Output 16 Data Memory data input
    dmem_dout Input 16 Data Memory data output
    dmem_wen Output 2 Data Memory write enable (low active)
    External Peripherals interface
    per_addr Output 8 Peripheral address
    per_din Output 16 Peripheral data input
    per_dout Input 16 Peripheral data output
    per_en Output 1 Peripheral enable (high active)
    per_wen Output 2 Peripheral write enable (high active)
    Interrupts
    irq Input 14 Maskable interrupts (one-hot signal)
    nmi Input 1 Non-maskable interrupt (asynchronous)
    irq_acc Output 14 Interrupt request accepted (one-hot signal)
    Serial Debug interface
    dbg_freeze Output 1 Freeze peripherals
    dbg_uart_txd Output 1 Debug interface: UART TXD
    dbg_uart_rxd Input 1 Debug interface: UART RXD
    +
    +1: This parameter is declared in the "openMSP430_defines.v" file and defines the RAM/ROM size.
    +2: These two optional ports can be connected whenever the program memory is a RAM. This will allow the user to load a program through the serial debug interface and to use software breakpoints. +

    + + +

    2.1.5 Instruction Cycles and Lengths

    + +The number of CPU clock cycles required for an instruction depends on the instruction format and the addressing modes used, not the instruction itself. +
    In the following tables, the number of clock cycles refers to the main clock (MCLK). +Differences with the original MSP430 are highlighted in green (the original value being red). +
      +
    • Interrupt and Reset Cycles
      • +
    + + + + + + +
    Action No. of Cycles Length of Instruction
    Return from interrupt (RETI) 5 1
    Interrupt accepted 6 -
    WDT reset 4 -
    Reset (!RST/NMI) 4 -
    + +
      +
    • Format-II (Single Operand) Instruction Cycles and Lengths
      • +
    + + + + + + + + + + + +
    Addressing Mode No. of Cycles Length of Instruction
    RRA, RRC, SWPB, SXT PUSH CALL
    Rn 1 3 3 (4) 1
    @Rn 3 4 4 1
    @Rn+ 3 4 (5) 4 (5) 1
    #N N/A 4 5 2
    X(Rn) 4 5 5 2
    EDE 4 5 5 2
    &EDE 4 5 5 2
    + +
      +
    • Format-III (Jump) Instruction Cycles and Lengths
      • +
    +All jump instructions require one code word, and take two CPU cycles to execute, regardless of whether the jump is taken or not. + +
      +
    • Format-I (Double Operand) Instruction Cycles and Lengths
      • +
    + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
    Addressing Mode No. of Cycles Length of Instruction
    Src Dst
    Rn Rm 1 1
    PC 2 1
    x(Rm) 4 2
    EDE 4 2
    &EDE 4 2
    @Rn Rm 2 1
    PC 3 (2) 1
    x(Rm) 5 2
    EDE 5 2
    &EDE 5 2
    @Rn+ Rm 2 1
    PC 3 1
    x(Rm) 5 2
    EDE 5 2
    &EDE 5 2
    #N Rm 2 2
    PC 3 2
    x(Rm) 5 3
    EDE 5 3
    &EDE 5 3
    x(Rn) Rm 3 2
    PC 3 (4) 2
    x(Rm) 6 3
    EDE 6 3
    &EDE 6 3
    EDE Rm 3 2
    PC 3 (4) 2
    x(Rm) 6 3
    EDE 6 3
    &EDE 6 3
    &EDE Rm 3 2
    PC 3 2
    x(Rm) 6 3
    EDE 6 3
    &EDE 6 3
    + + +

    2.1.6 Serial Debug Interface

    + +All the details about the Serial Debug Interface are located here. + +

    2.2 Peripherals

    + +In addition to the CPU core itself, several peripherals are also provided and can be easily connected to the core during integration. + + +

    2.2.1 Basic Clock Module

    + +In order to make an FPGA implementation as simple as possible (ideally, a non-designer should be able to do it), clock gates are not used in the design and neither are clock muxes. +
    +With these constrains, the Basic Clock Module is implemented as following: +

    +Clock structure diagram +
    +Note: CPUOFF doesn't switch MCLK off and will instead bring the CPU state machines in an IDLE state while MCLK will still be running. +

    + +In order to 'clock' a register with ACLK or SMCLK, the following structure needs to be implemented: +

    +Clock implementation example +

    +The following Verilog code would implement a counter clocked with SMCLK: +
    + + + + + + + +
    + + reg [7:0] test_cnt; +
    +
    always @ (posedge mclk or posedge puc) +
    if (puc) test_cnt <= 8'h00; +
    else if (smclk_en) test_cnt <= test_cnt + 8'h01; +     +
    +

    +Register Description +
      +
    • DCOCTL: Not implemented
      • +
    • BCSCTL1: +
        +
      • BCSCTL1[7:6]: Unused
        • +
      • BCSCTL1[5:4]: DIVAx
        • +
      • BCSCTL1[4:0]: Unused
        • +
      +
      • +
    • BCSCTL2: +
        +
      • BCSCTL2[7:4]: Unused
        • +
      • BCSCTL2[3]   : SELS
        • +
      • BCSCTL2[2:1]: DIVSx
        • +
      • BCSCTL2[0]   : Unused
        • +
      +
      • +
    + + +

    2.2.2 Watchdog Timer

    + +100% of the features advertised in the MSP430x1xx Family User's Guide (Chapter 10) have been implemented. + + +

    2.2.3 Digital I/O

    + +100% of the features advertised in the MSP430x1xx Family User's Guide (Chapter 9) have been implemented. +

    +The following Verilog parameters will enable or disable the corresponding ports in order to save area (i.e. FPGA utilization): +

    + + + + + + + +
    + + parameter P1_EN = 1'b1; // Enable Port 1 +
    parameter P2_EN = 1'b1; // Enable Port 2 +
    parameter P3_EN = 1'b0; // Enable Port 3 +
    parameter P4_EN = 1'b0; // Enable Port 4 +
    parameter P5_EN = 1'b0; // Enable Port 5 +
    parameter P6_EN = 1'b0; // Enable Port 6 +     +
    +
    +They can be updated as following during the module instantiation (here port 1, 2 and 3 are enabled): +

    + + + + + + + +
    + + gpio #(.P1_EN(1), +
    .P2_EN(1), +
    .P3_EN(1), +
    .P4_EN(0), +
    .P5_EN(0), +
    .P6_EN(0)) gpio_0 ( +     +
    +
    +The full pinout of the GPIO module is provided in the following table: +

    + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
    Port Name Direction Width Description
    Clocks & Resets
    mclk Input 1 Main system clock
    puc Input 1 Main system reset
    Interrupts
    irq_port1 Output 1 Port 1 interrupt
    irq_port2 Output 1 Port 2 interrupt
    External Peripherals interface
    per_addr Input 8 Peripheral address
    per_din Input 16 Peripheral data input
    per_dout Output 16 Peripheral data output
    per_en Input 1 Peripheral enable (high active)
    per_wen Input 2 Peripheral write enable (high active)
    Port 1
    p1_din Input 8 Port 1 data input
    p1_dout Output 8 Port 1 data output
    p1_dout_en Output 8 Port 1 data output enable
    p1_sel Output 8 Port 1 function select
    Port 2
    p2_din Input 8 Port 2 data input
    p2_dout Output 8 Port 2 data output
    p2_dout_en Output 8 Port 2 data output enable
    p2_sel Output 8 Port 2 function select
    Port 3
    p3_din Input 8 Port 3 data input
    p3_dout Output 8 Port 3 data output
    p3_dout_en Output 8 Port 3 data output enable
    p3_sel Output 8 Port 3 function select
    Port 4
    p4_din Input 8 Port 4 data input
    p4_dout Output 8 Port 4 data output
    p4_dout_en Output 8 Port 4 data output enable
    p4_sel Output 8 Port 4 function select
    Port 5
    p5_din Input 8 Port 5 data input
    p5_dout Output 8 Port 5 data output
    p5_dout_en Output 8 Port 5 data output enable
    p5_sel Output 8 Port 5 function select
    Port 6
    p6_din Input 8 Port 6 data input
    p6_dout Output 8 Port 6 data output
    p6_dout_en Output 8 Port 6 data output enable
    p6_sel Output 8 Port 6 function select
    + + +

    2.2.4 Timer A

    + +100% of the features advertised in the MSP430x1xx Family User's Guide (Chapter 11) have been implemented. +

    +The full pinout of the Timer A module is provided in the following table: +

    + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
    Port Name Direction Width Description
    Clocks, Resets & Debug
    mclk Input 1 Main system clock
    aclk_en Input 1 ACLK enable (from CPU)
    smclk_en Input 1 SMCLK enable (from CPU)
    inclk Input 1 INCLK external timer clock (SLOW)
    taclk Input 1 TACLK external timer clock (SLOW)
    puc Input 1 Main system reset
    dbg_freeze Input 1 Freeze Timer A counter
    Interrupts
    irq_ta0 Output 1 Timer A interrupt: TACCR0
    irq_ta1 Output 1 Timer A interrupt: TAIV, TACCR1, TACCR2
    irq_ta0_acc Input 1 Interrupt request TACCR0 accepted
    External Peripherals interface
    per_addr Input 8 Peripheral address
    per_din Input 16 Peripheral data input
    per_dout Output 16 Peripheral data output
    per_en Input 1 Peripheral enable (high active)
    per_wen Input 2 Peripheral write enable (high active)
    Capture/Compare Unit 0
    ta_cci0a Input 1 Timer A capture 0 input A
    ta_cci0b Input 1 Timer A capture 0 input B
    ta_out0 Output 1 Timer A output 0
    ta_out0_en Output 1 Timer A output 0 enable
    Capture/Compare Unit 1
    ta_cci1a Input 1 Timer A capture 1 input A
    ta_cci1b Input 1 Timer A capture 1 input B
    ta_out1 Output 1 Timer A output 1
    ta_out1_en Output 1 Timer A output 1 enable
    Capture/Compare Unit 2
    ta_cci2a Input 1 Timer A capture 2 input A
    ta_cci2b Input 1 Timer A capture 2 input B
    ta_out2 Output 1 Timer A output 2
    ta_out2_en Output 1 Timer A output 2 enable
    +
    +Note: for the same reason as with the Basic Clock Module, the two additional clock inputs (TACLK and INCLK) are internally synchronized with the MCLK domain. +As a consequence, TACLK and INCLK should be at least 2 times slowlier than MCLK, and if these clock are used toghether with the Timer A output unit, some jitter might be observed on the generated output. +If this jitter is critical for the application, ACLK and INCLK should idealy be derivated from DCO_CLK. + + + \ No newline at end of file
    openmsp430/trunk/doc/html/core.html Property changes : Added: svn:eol-style ## -0,0 +1 ## +native \ No newline at end of property Index: openmsp430/trunk/doc/html/files_directory_description.html =================================================================== --- openmsp430/trunk/doc/html/files_directory_description.html (nonexistent) +++ openmsp430/trunk/doc/html/files_directory_description.html (revision 50) @@ -0,0 +1,261 @@ + + + +openMSP430 File & Directory description + + + +

    Table of content

    + + + +

    1. Introduction

    + +To simplify the integration of this IP, the directory structure is based on the OpenCores recommendations. +
    + + +

    2. Directory structure: openMSP430 core

    + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
    core openMSP430 Core top level directory
    abcd bench Top level testbench directory
    abcd verilog
    abcd tb_openMSP430.v Testbench top level module
    ram.v RAM verilog model
    registers.v Connections to Core internals for easy debugging
    dbg_uart_tasks.v UART tasks for the serial debug interface
    msp_debug.v Testbench instruction decoder and ASCII chain generator for easy debugging
    doc Diverse documentation
    abcd slau049f.pdf MSP430x1xx Family User's Guide
    rtl RTL sources
    abcdverilog
    abcd openMSP430_defines.v openMSP430 core configuration file (Program and Data memory size definition, Debug Interface configuration)
    openMSP430_undefines.v openMSP430 Verilog `undef file
    openMSP430.v openMSP430 top level
    omsp_frontend.v Instruction fetch and decode
    omsp_execution_unit.v Execution unit
    omsp_alu.v ALU
    omsp_register_file.v Register file
    omsp_mem_backbone.v Memory backbone
    omsp_clock_module.v Basic Clock Module
    omsp_sfr.v Special function registers
    omsp_watchdog.v Watchdog Timer
    omsp_dbg.v Serial Debug Interface main block
    omsp_dbg_hwbrk.v Serial Debug Interface hardware breakpoint unit
    omsp_dbg_uart.v Serial Debug Interface UART communication block
    timescale.v Global time scale definition for simulation.
    periph Peripherals directory
    abcd omsp_gpio.v Digital I/O (Port 1 to 6)
    omsp_timerA.v Timer A
    template_periph_16b.v Verilog template for 16 bit peripherals
    template_periph_8b.v Verilog template for 8 bit peripherals
    sim Top level simulations directory
    abcd rtl_sim RTL simulations
    abcd bin RTL simulation scripts
    abcd msp430sim Main simulation script
    asm2ihex.sh Assembly file compilation (Intel HEX file generation)
    ihex2mem.tcl Verilog program memory file generation
    rtlsim.sh Verilog Icarus simulation script
    template.def ASM linker definition file template
    run For running RTL simulations
    abcd run Run single simulation of a given vector
    run_all Run regression of all vectors
    run_disassemble Disassemble the program memory content of the latest simulation
    load_waveform.sav SAV file for gtkWave
    src RTL simulation vectors sources
    abcd submit.f Verilog simulator command file
    sing-op_*.s43 Single-operand assembler vector files
    sing-op_*.v Single-operand verilog stimulus vector files
    two-op_*.s43 Two-operand assembler vector files
    two-op_*.v Two-operand verilog stimulus vector files
    c-jump_*.s43 Jump assembler vector files
    c-jump_*.v Jump verilog stimulus vector files
    op_modes.s43 CPU operating modes assembler vector files (CPUOFF, OSCOFF, SCG1)
    op_modes.v CPU operating modes verilog stimulus vector files (CPUOFF, OSCOFF, SCG1)
    clock_module.s43 Basic Clock Module assembler vector files
    clock_module.v Basic Clock Module verilog stimulus vector files
    dbg_*.s43 Serial Debug Interface assembler vector files
    dbg_*.v Serial Debug Interface verilog stimulus vector files
    gpio_*.s43 Digital I/O assembler vector files
    gpio_*.v Digital I/O verilog stimulus vector files
    template_periph_*.s43 Peripheral templates assembler vector files
    template_periph_*.v Peripheral templates verilog stimulus vector files
    wdt_*.s43 Watchdog timer assembler vector files
    wdt_*.v Watchdog timer verilog stimulus vector files
    tA_*.s43 Timer A assembler vector files
    tA_*.v Timer A verilog stimulus vector files
    synthesis Top level synthesis directory
    abcdsynopsys Synopsys (Design Compiler) directory
    abcd run_syn Run synthesis
    synthesis.tcl Main synthesis TCL script
    library.tcl Load library, set operating conditions and wire load models
    read.tcl Read RTL
    constraints.tcl Set design constrains
    results Results directory
    +
    + + +

    3. Directory structure: FGPA projects

    + + +

    3.1 Xilinx Spartan 3 example

    + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
    fpga openMSP430 FPGA Projects top level directory
    abcd xilinx_diligent_s3_board Xilinx FPGA Project based on the Diligent Spartan-3 board
    abcd bench Top level testbench directory
    abcd verilog
    abcd tb_openMSP430_fpga.v FPGA testbench top level module
    registers.v Connections to Core internals for easy debugging
    msp_debug.v Testbench instruction decoder and ASCII chain generator for easy debugging
    glbl.v Xilinx "glbl.v" file
    doc Diverse documentation
    abcd board_user_guide.pdf Spartan-3 FPGA Starter Kit Board User Guide
    msp430f1121a.pdf msp430f1121a Specification
    xapp462.pdf Xilinx Digital Clock Managers (DCMs) user guide
    rtl RTL sources
    abcdverilog
    abcd openMSP430_fpga.v FPGA top level file
    driver_7segment.v Four-Digit, Seven-Segment LED Display driver
    io_mux.v I/O mux for port function selection.
    openmsp430 Local copy of the openMSP430 core. The *define.v file has been adjusted to the requirements of the project.
    coregen Xilinx's coregen directory
    abcd ram_8x512_hi.* 512 Byte RAM (upper byte)
    ram_8x512_lo.* 512 Byte RAM (lower byte)
    ram_8x2k_hi.* 2 kByte RAM (upper byte)
    ram_8x2k_lo.* 2 kByte RAM (lower byte)
    sim Top level simulations directory
    abcdrtl_sim RTL simulations
    abcd bin RTL simulation scripts
    abcd msp430sim Main simulation script
    ihex2mem.tcl Verilog program memory file generation
    rtlsim.sh Verilog Icarus simulation script
    run For running RTL simulations
    abcd run Run simulation of a given software project
    run_disassemble Disassemble the program memory content of the latest simulation
    src RTL simulation verilog stimulus
    abcd submit.f Verilog simulator command file
    *.v Stimulus vector for the corresponding software project
    software Software C programs to be loaded in the program memory
    abcdleds LEDs blinking application (from the CDK4MSP project)
    abcd makefile
    hardware.h
    main.c
    7seg.h
    7seg.c
    ta_uart Software UART with Timer_A (from the CDK4MSP project)
    synthesis Top level synthesis directory
    abcdxilinx
    abcd create_bitstream.sh Run Xilinx ISE synthesis in a Linux environment
    create_bitstream.bat Run Xilinx ISE synthesis in a Windows environment
    openMSP430_fpga.ucf UCF file
    openMSP430_fpga.prj RTL file list to be synthesized
    xst_verilog.opt Verilog Option File for XST. Among other things, the search path to the include files is specified here.
    load_rom.sh Update bitstream's program memory with a given software ELF file in a Linux environment
    load_rom.bat Update bitstream's program memory with a given software ELF file in a Windows environment
    memory.bmm FPGA memory description for bitstream's program memory update
    +
    + + + +

    3.2 Altera Cyclone II example

    + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
    fpga openMSP430 FPGA Projects top level directory
    abcd altera_de1_board Altera FPGA Project based on Cyclone II Starter Development Board
    abcd README README file
    bench Top level testbench directory
    abcd verilog
    abcd tb_openMSP430_fpga.v FPGA testbench top level module
    registers.v Connections to Core internals for easy debugging
    msp_debug.v Testbench instruction decoder and ASCII chain generator for easy debugging
    altsyncram.v Altera verilog model of the altsyncram module.
    doc Diverse documentation
    abcd DE1_Board_Schematic.pdf Cyclone II FPGA Starter Development Board Schematics
    DE1_Reference_Manual.pdf Cyclone II FPGA Starter Development Board Reference Manual
    DE1_User_Guide.pdf Cyclone II FPGA Starter Development Board User Guide
    rtl RTL sources
    abcdverilog
    abcd OpenMSP430_fpga.v FPGA top level file
    driver_7segment.v Four-Digit, Seven-Segment LED Display driver
    io_mux.v I/O mux for port function selection.
    ext_de1_sram.v Interface with altera DE1's external async SRAM (256kwords x 16bits)
    ram16x512.v Single port RAM generated with the megafunction wizard
    rom16x2048.v Single port ROM generated with the megafunction wizard
    openmsp430 Local copy of the openMSP430 core. The *define.v file has been adjusted to the requirements of the project.
    sim Top level simulations directory
    abcdrtl_sim RTL simulations
    abcd bin RTL simulation scripts
    abcd msp430sim Main simulation script
    ihex2mem.tcl Verilog program memory file generation
    rtlsim.sh Verilog Icarus simulation script
    run For running RTL simulations
    abcd run Run simulation of a given software project
    run_disassemble Disassemble the program memory content of the latest simulation
    src RTL simulation verilog stimulus
    abcd submit.f Verilog simulator command file
    *.v Stimulus vector for the corresponding software project
    software Software C programs to be loaded in the program memory
    abcdbin Specific binaries required for software development.
    abcd mifwrite.cpp This prog is taken from http://www.johnloomis.org/ece595c/notes/isa/mifwrite.html and slightly changed to satisfy quartus6.1 *.mif eating engine.
    mifwrite.exe Windows executable.
    mifwrite Linux executable.
    memledtest LEDs blinking application (from the CDK4MSP project)
    synthesis Top level synthesis directory
    abcdaltera
    abcd main.qsf Global Assignments file
    main.sof SOF file
    OpenMSP430_fpga.qpf Quartus II project file
    openMSP430_fpga_top.v RTL file list to be synthesized
    +
    + + +

    4. Directory structure: Software Development Tools

    + + + + + + + + + + + + + + + + + + + + + + + + + + + +
    tools openMSP430 Software Development Tools top level directory
    abcd bin Contains the executable files
    abcd openmsp430-loader.tcl Simple command line boot loader: TCL Script
    openmsp430-loader.exe Simple command line boot loader: Windows executable
    openmsp430-minidebug.tcl Minimalistic debugger with simple GUI: TCL Script
    openmsp430-minidebug.exe Minimalistic debugger with simple GUI: Windows executable
    openmsp430-gdbproxy.tcl GDB Proxy server to be used together with MSP430-GDB and the Eclipse, DDD, or Insight graphical front-ends: TCL Script
    openmsp430-gdbproxy.exe GDB Proxy server to be used together with MSP430-GDB and the Eclipse, DDD, or Insight graphical front-ends: Windows executable
    lib Common library
    abcdtcl-lib Common TCL library
    abcd dbg_uart.tcl Low level UART communication functions
    dbg_functions.tcl Main utility functions for the openMSP430 serial debug interface
    combobox.tcl A combobox listbox widget written in pure tcl (from Bryan Oakley)
    openmsp430-gdbproxy GDB Proxy server main project directory
    abcd openmsp430-gdbproxy.tcl GDB Proxy server main TCL Script (symbolic link with the script in the bin directory)
    server.tcl TCP/IP Server utility functions. Send/Receive RSP packets from GDB.
    commands.tcl RSP command execution functions.
    doc Some documentation regarding GDB and the RSP protocol.
    abcd ew_GDB_RSP.pdf Document from Bill Gatliff: Embedding with GNU: the gdb Remote Serial Protocol
    Howto-GDB_Remote_Serial_Protocol.pdf Document from Jeremy Bennett (Embecosm): Howto: GDB Remote Serial Protocol - Writing a RSP Server
    freewrap642 The freeWrap program turns TCL/TK scripts into single-file binary executable programs for Windows.
    abcd freewrap.exe freeWrap executable to run on TCL/TK scripts (i.e. with GUI)
    freewrapTCLSH.exe freeWrap executable to run on pure TCL scripts (i.e. command line)
    tclpip85s.dll freeWrap mandatory DLL
    generate_exec.bat Simple Batch file for auto generation of the tools' windows executables
    +
    + + + + \ No newline at end of file
    openmsp430/trunk/doc/html/files_directory_description.html Property changes : Added: svn:eol-style ## -0,0 +1 ## +native \ No newline at end of property

    powered by: WebSVN 2.1.0

    © copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.