OpenCores
URL https://opencores.org/ocsvn/ag_6502/ag_6502/trunk

Subversion Repositories ag_6502

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /
    from Rev 5 to Rev 6
    Reverse comparison

Rev 5 → Rev 6

/ag_6502/trunk/agat7/ag_6502.v
16,6 → 16,7
// Revision:
// Revision 0.01 - File Created
// Revision 0.02 - Fixed NMI bug
// Revision 0.03 - Updated clocking constants to support higher frequencies
// Additional Comments:
//
//////////////////////////////////////////////////////////////////////////////////
40,7 → 41,7
`else
 
module ag6502_phase_shift(input baseclk, input phi_0, output reg phi_1);
parameter DELAY = 1; // delay in waves of baseclk
parameter DELAY = 1; // delay in semi-waves of baseclk
initial phi_1 = 0;
integer cnt = 0;
54,7 → 55,7
 
// baseclk is used to simulate delays on a real hardware
module ag6502_ext_clock(input baseclk, input phi_0, output phi_1, output phi_2);
parameter DELAY1 = 3, DELAY2 = 1; // delays in waves of baseclk
parameter DELAY1 = 2, DELAY2 = 0; // delays in semi-waves of baseclk
wire phi_1_neg, phi_01;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.