OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /
    from Rev 553 to Rev 554
    Reverse comparison

Rev 553 → Rev 554

/trunk/or1ksim/cpu/common/abstract.c
710,7 → 710,7
if ((cur_area->log = fopen (config.memory.table[i].log, "wt+")) == NULL)
fprintf (stderr, "WARNING: Cannot open '%s'.\n", config.memory.table[i].log);
} else
cur_area->log = 0;
cur_area->log = NULL;
memory_needed += cur_area->size;
}
printf ("\n");
718,6 → 718,12
if (config.sim.verbose)
fprintf (stderr, "WARNING: Memory not defined, assuming standard configuration.\n");
register_memoryarea(DEFAULT_MEMORY_START, DEFAULT_MEMORY_LEN, 4, &simmem_read_word, &simmem_write_word);
cur_area->misc = memory_needed;
cur_area->chip_select = 0;
cur_area->valid = 1;
cur_area->delayw = 1;
cur_area->delayr = 1;
cur_area->log = NULL;
memory_needed += cur_area->size;
}
 
/trunk/or1ksim/toplevel.c
51,7 → 51,7
#include "coff.h"
 
/* CVS revision number. */
const char rcsrev[] = "$Revision: 1.66 $";
const char rcsrev[] = "$Revision: 1.67 $";
 
/* Continuos run versus single step tracing switch. */
int cont_run;
207,6 → 207,7
/* Initialize memory */
{
extern struct dev_memarea *dev_list;
struct dev_memarea *area;
int i;
if (config.memory.type == MT_RANDOM) {
unsigned int val = 0;
219,15 → 220,15
runtime.memory.random_seed = config.memory.random_seed;
srandom(runtime.memory.random_seed);
 
for (cur_area = dev_list; cur_area; cur_area = cur_area->next)
for(i = 0; i < cur_area->size; i++) {
for (area = dev_list; area; area = area->next)
for(i = 0; i < area->size; i++) {
val = random();
setsim_mem8(i + cur_area->addr_compare, val & 0xFF);
setsim_mem8(i + area->addr_compare, val & 0xFF);
}
} else if(config.memory.type == MT_PATTERN) {
for (cur_area = dev_list; cur_area; cur_area = cur_area->next)
for(i = 0; i < cur_area->size; i++)
setsim_mem8(i + cur_area->addr_compare, config.memory.pattern);
for (area = dev_list; area; area = area->next)
for(i = 0; i < area->size; i++)
setsim_mem8(i + area->addr_compare, config.memory.pattern);
} else if (config.memory.type != MT_UNKNOWN) {
fprintf(stderr, "Invalid memory configuration type.\n");
exit(1);
/trunk/or1ksim/sim-config.c
63,7 → 63,7
config.sim.clkcycle_ps = 4000; /* 4000 for 4ns (250MHz) */
/* Memory */
config.memory.type = MT_PATTERN;
config.memory.type = MT_UNKNOWN;
config.memory.pattern = 0;
config.memory.random_seed = -1; /* Generate new seed */
for (i = 0; i < MAX_MEMORIES; i++)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.