OpenCores
URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /
    from Rev 563 to Rev 564
    Reverse comparison

Rev 563 → Rev 564

/trunk/mp3/sw/basic/basic.S
417,7 → 417,8
l.j _T1
l.addi r8,r8,1
 
_T2: l.jalr r9
_T2: l.or r10,r0,r9
l.jalr r10
l.addi r8,r8,1
 
_T1: l.jal _T2
464,12 → 465,11
l.lwz r9,0(r31)
l.movhi r3,0xcc69
l.ori r3,r3,0xe5fb
l.add r8,r8,r3
l.add r3,r8,r3 /* Should be 0xdeaddead */
l.jal _report
 
l.mtspr r0,r8,0x1234 /* Should be 0xdeaddead */
 
l.addi r3,r0,0
l.sys 203
l.nop
l.jal _exit
l.nop
l.nop
 
/trunk/mp3/sw/cbasic/cbasic.c
244,6 → 244,5
 
printf("RESULT: %.8lx\n", result3-0x6cdd479d);
report(result3-0x6cdd401e);
 
exit(0);
exit(result3-0x6cdd401e);
}
/trunk/mp3/sw/mul/mul.c
124,8 → 124,7
if (t3 != T3) exit (3);
} else {
printf ("Test succesful.\n");
exit (0);
exit (t1 ^ t2 ^ t3 ^ T1 ^ T2 ^ T3 ^ 0xdeaddead);
}
exit (0);
}
 
/trunk/mp3/sw/mmu/dmmu.S
30,10 → 30,11
_trap_except:
_res2_except:
l.nop
l.ori r4,r0,0xeeee
l.mtspr r0,r4,0x1234
l.sys 203
l.ori r3,r0,0xeeee
l.jal _report
l.nop
l.jal _exit
l.nop
 
_dpf_except:
l.addi r14,r0,64
111,10 → 112,10
l.nop
l.movhi r12,hi(0xdeadda6c)
l.ori r12,r12,lo(0xdeadda6c)
l.xor r11,r11,r12
l.mtspr r0,r11,0x1234
l.xor r3,r11,r12
l.jal _report
l.nop
l.sys 203
l.jal _exit
l.nop
l.nop
 
/trunk/mp3/sw/mmu/immu.S
30,10 → 30,11
_trap_except:
_res2_except:
l.nop
l.ori r4,r0,0xeeee
l.mtspr r0,r4,0x1234
l.sys 203
l.ori r3,r0,0xeeee
l.jal _report
l.nop
l.jal _exit
l.nop
 
_ipf_except:
// Valid entry 1, 1:1, full access
111,10 → 112,10
l.nop
l.movhi r12,hi(0xdeadde72)
l.ori r12,r12,lo(0xdeadde72)
l.xor r11,r11,r12
l.mtspr r0,r11,0x1234
l.xor r3,r11,r12
l.jal _report
l.nop
l.sys 203
l.jal _exit
l.nop
l.nop
 
/trunk/mp3/sw/syscall/syscall.S
54,10 → 54,9
l.nop
l.movhi r9,hi(0xdeadde74)
l.ori r9,r9,lo(0xdeadde74)
l.add r11,r11,r9
l.addi r10,r0,0x1234
l.mtspr r10,r11,0x0
l.add r3,r11,r9
l.jal _report
l.nop
l.sys 203
l.jal _exit
l.nop
 
/trunk/mp3/sw/support/support.c
16,7 → 16,7
void exit (int i)
{
asm("l.add r3,r0,%0": : "r" (i));
asm("l.sys 203");
asm("l.nop 1");
}
 
/* activate printf support in simulator */
26,14 → 26,13
va_start(args, fmt);
asm("l.addi\tr3,%0,0": :"r" (fmt));
asm("l.addi\tr4,%0,0": :"r" (args));
/* asm("l.sys 202"); */
asm("l.nop 3");
}
 
/* print long */
void report(unsigned long value)
{
unsigned long spr = 0x1234;
asm("l.mtspr\t\t%0,%1,0x0" : : "r" (spr), "r" (value));
asm("l.nop 2");
return;
}
 
54,8 → 53,8
unsigned long count = 0;
 
/* Read the Time Stamp Counter */
/* asm("simrdtsc %0" :"=r" (count)); */
asm("l.sys 201");
/* asm("simrdtsc %0" :"=r" (count));
asm("l.nop X"); */
return count;
}
 
76,8 → 75,6
#else
void report(unsigned long value)
{
unsigned long spr = 0x1234;
printf("l.mtspr %x,%x\n", spr, value);
return;
}
 
/trunk/mp3/sw/ints/ints1.S
34,8 → 34,9
l.add r15,r15,r11
l.add r15,r15,r12
l.add r15,r15,r13
l.add r15,r15,r14
l.mtspr r0,r15,0x1234
l.sys 203
l.add r3,r15,r14
l.jal _report
l.nop
l.jal _exit
l.nop
 
/trunk/mp3/sw/ints/ints2.S
34,8 → 34,9
l.add r15,r15,r11
l.add r15,r15,r12
l.add r15,r15,r13
l.add r15,r15,r14
l.mtspr r0,r15,0x1234
l.sys 203
l.add r3,r15,r14
l.jal _report
l.nop
l.jal _exit
l.nop
 
/trunk/mp3/sw/ints/Makefile
1,5 → 1,5
common = ../support/except.o ../support/support.o
cases = ints1-nocache ints1-ic ints2-nocache ints2-ic ints1-dc ints2-dc ints1-icdc ints2-icdc
cases = ints1-nocache ints1-ic ints2-nocache ints2-ic ints1-dc ints2-dc ints1-icdc ints2-icdc ints3-nocache
 
all: $(cases)
 
59,6 → 59,13
../utils/bin2hex $@.bin > $@.hex
cp $@.hex ../../sim/src/$@.mem
 
ints3-nocache: $(common) ../support/reset-nocache.o handlers.o ints3.o
or32-rtems-ld -T ../support/xess-flash.ld $? -o $@.or32
or32-rtems-objcopy -O binary $@.or32 $@.bin
../utils/bin2srec $@.bin > $@.srec
../utils/bin2hex $@.bin > $@.hex
cp $@.hex ../../sim/src/$@.mem
 
ints1.o: ints1.S
or32-rtems-gcc $? -c -o $@
 
65,6 → 72,9
ints2.o: ints2.S
or32-rtems-gcc $? -c -o $@
 
ints3.o: ints3.S
or32-rtems-gcc $? -c -o $@
 
handlers.o: handlers.S
or32-rtems-gcc $? -c -o $@
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.