OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /
    from Rev 607 to Rev 608
    Reverse comparison

Rev 607 → Rev 608

/trunk/or1ksim/testbench/except_test.cfg
102,9 → 102,9
pattern = 0x00
type = unknown /* Fastest */
 
nmemories = 2
nmemories = 3
device 0
name = "RAM"
name = "RAM1"
ce = 0
baseaddr = 0x40000000
size = 0x00200000
120,6 → 120,15
delayr = 10
delayw = -1
enddevice
 
device 2
name = "RAM2"
ce = 2
baseaddr = 0x80000000
size = 0x00200000
delayr = 1
delayw = 2
enddevice
end
 
 
440,9 → 449,8
vapi_id = <hex_value>
VAPI id of this instance
*/
 
/*
section uart
enabled = 0
nuarts = 1
 
device 0
453,8 → 461,8
jitter = -1 /* async behaviour */
enddevice
end
*/
 
 
/* DMA SECTION
 
This section configures DMAs
476,9 → 484,8
vapi_id = <hex_value>
VAPI id of this instance
*/
 
/*
section dma
enabled = 0
ndmas = 1
 
device 0
486,8 → 493,8
irq = 4
enddevice
end
*/
 
 
/* ETHERNET SECTION
 
This section configures ethernets
521,9 → 528,8
vapi_id = <hex_value>
VAPI id of this instance
*/
 
/*
section ethernet
enabled = 0
nethernets = 1
 
device 0
535,7 → 541,7
txfile = "/tmp/eth0.tx"
enddevice
end
 
*/
/* TICK TIMER SECTION
 
This section configures tick timer
548,6 → 554,5
*/
 
section tick
enabled = 0
irq = 3
enabled = 1
end
/trunk/or1ksim/testbench/except_test_s.S
612,6 → 612,7
l.jr r9
_trap:
l.trap 1
l.jr r9
l.nop
 
_b_range:
618,6 → 619,7
l.jr r9
_range:
l.addi r3,r0,-1
l.jr r9
l.nop
 
_int_trigger:
/trunk/or1ksim/testbench/except_test.c
9,7 → 9,7
will be used for testing */
#define FLASH_START 0x00000000
#define FLASH_SIZE 0x00200000
#define RAM_START 0x40000000
#define RAM_START 0x80000000
#define RAM_SIZE 0x00200000
 
/* MMU page size */
1065,6 → 1065,7
ASSERT(except_pc == (unsigned long)(trap));
ASSERT(except_ea == 0);
 
#if 0
/* Reset except counter */
except_count = 0;
except_mask = 0;
1078,6 → 1079,7
ASSERT(except_mask == (1 << V_RANGE));
ASSERT(except_pc == (unsigned long)(range));
ASSERT(except_ea == 0);
#endif
}
 
int main (void)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.