OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /
    from Rev 656 to Rev 657
    Reverse comparison

Rev 656 → Rev 657

/openrisc/trunk/rtos/ecos-3.0/packages/hal/openrisc/orp/v3_0/include/platform.inc
79,6 → 79,7
# Platform-specific, post-reset hardware initialization
.macro hal_hardware_init
init_mc:
//FIXME enable this for ORP
#if 0
load32i r3,MC_BASE_ADD
 
/openrisc/trunk/rtos/ecos-3.0/packages/hal/openrisc/arch/v3_0/src/hal_misc.c
297,4 → 297,10
 
void *__dso_handle = (void*) &__dso_handle;
 
#include <sys/reent.h>
 
static struct _reent __impure_data = _REENT_INIT (__impure_data);
 
struct _reent *_impure_ptr = &__impure_data;
 
/* End of hal_misc.c */
/openrisc/trunk/rtos/ecos-3.0/packages/hal/openrisc/arch/v3_0/src/openrisc.ld
53,7 → 53,7
#ifdef EXTRAS
INPUT(extras.o)
#endif
GROUP(libtarget.a libgcc.a)
GROUP(libtarget.a libgcc.a libsupc++.a)
 
#define ALIGN_LMA 8
#define FOLLOWING(_section_) AT ((LOADADDR (_section_) + SIZEOF (_section_) + ALIGN_LMA - 1) & ~ (ALIGN_LMA - 1))
118,7 → 118,7
 
#define SECTION_gcc_except_table(_region_, _vma_, _lma_) \
.gcc_except_table _vma_ : _lma_ \
{ __EXCEPT_START__ = ABSOLUTE(.); *(.gcc_except_table) \
{ __EXCEPT_START__ = ABSOLUTE(.); *(.gcc_except_table.*) \
__EXCEPT_END__ = ABSOLUTE(.);} \
> _region_
 
/openrisc/trunk/rtos/ecos-3.0/packages/hal/openrisc/arch/v3_0/src/context.S
265,7 → 265,7
l.sw CYGARC_JMP_BUF_R26 * OR1K_GPRSIZE(r3), r26
l.sw CYGARC_JMP_BUF_R28 * OR1K_GPRSIZE(r3), r28
l.sw CYGARC_JMP_BUF_R30 * OR1K_GPRSIZE(r3), r30
load32i rv, 0
load32i rv, 0 #FIXME check this
l.jr lr
l.nop # delay slot
FUNC_END(hal_setjmp)
/openrisc/trunk/rtos/ecos-3.0/packages/hal/openrisc/arch/v3_0/src/vectors.S
812,15 → 812,15
.section ".bss"
 
.balign 16
.global _cyg_interrupt_stack_base
_cyg_interrupt_stack_base:
.global cyg_interrupt_stack_base
cyg_interrupt_stack_base:
__interrupt_stack_base:
.rept CYGNUM_HAL_COMMON_INTERRUPTS_STACK_SIZE
.byte 0
.endr
.balign 16
.global _cyg_interrupt_stack
_cyg_interrupt_stack:
.global cyg_interrupt_stack
cyg_interrupt_stack:
__interrupt_stack:
.long 0,0,0,0,0,0,0,0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.