OpenCores
URL https://opencores.org/ocsvn/or1k_old/or1k_old/trunk

Subversion Repositories or1k_old

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /
    from Rev 676 to Rev 677
    Reverse comparison

Rev 676 → Rev 677

/trunk/or1ksim/cpu/or32/execute.c
574,25 → 574,27
}
if (labels) fprintf (runtime.sim.fexe_log, "\n");
fprintf (runtime.sim.fexe_log, "%.8lx ", i);
if (config.sim.exe_log_type == EXE_LOG_SOFTWARE) {
int i, nregs = 0;
for (i = 0; i < 3; i++)
if (op[i + MAX_OPERANDS] & OPTYPE_REG) {
fprintf (runtime.sim.fexe_log, "R%02i=%08x ", op[i], evalsim_reg32 (op[i]));
if (op[i + MAX_OPERANDS] & OPTYPE_DIS) {
fprintf (runtime.sim.fexe_log, "EA =%08x ", op[i]);
nregs++;
}
for (i = nregs; i < 3; i++)
} else if ((op[i + MAX_OPERANDS] & OPTYPE_REG) && op[i]) {
fprintf (runtime.sim.fexe_log, "r%-2i=%08x ", op[i], evalsim_reg32 (op[i]));
nregs++;
} else
fprintf (runtime.sim.fexe_log, " ");
}
 
fprintf (runtime.sim.fexe_log, "%.8lx ", i);
if (index >= 0) {
extern char *disassembled;
disassemble_insn (iqueue[0].insn_index);
fprintf (runtime.sim.fexe_log, "%s", disassembled);
disassemble_insn (iqueue[0].insn);
fprintf (runtime.sim.fexe_log, "%s\n", disassembled);
} else
fprintf (runtime.sim.fexe_log, "<invalid>");
fprintf (runtime.sim.fexe_log, "<invalid>\n");
}
}
}
/trunk/or1ksim/testbench/default.cfg
68,7 → 68,8
profile = 0
prof_fn = "sim.profile"
exe_log = 0
exe_log = 1
exe_log_type = software
exe_log_fn = "executed.log"
end
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.