OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /
    from Rev 703 to Rev 704
    Reverse comparison

Rev 703 → Rev 704

/trunk/or1ksim/support/simprintf.c
29,6 → 29,7
 
#include <abstract.h>
#include <arch.h>
#include "sim-config.h"
 
/* Length of printf format string */
#define FMTLEN 2000
72,6 → 73,8
unsigned char regstr[5];
char *fmtstrend;
char *fmtstrpart = fmtstr;
int tee_exe_log;
extern long instructions;
#if STACK_ARGS
argaddr = stackaddr;
78,6 → 81,11
#else
argaddr = 3;
#endif
tee_exe_log = (config.sim.exe_log && (config.sim.exe_log_type == EXE_LOG_SOFTWARE || config.sim.exe_log_type == EXE_LOG_SIMPLE)
&& config.sim.exe_log_start <= instructions && (config.sim.exe_log_end <= 0 || instructions <= config.sim.exe_log_end));
if (tee_exe_log)
fprintf (runtime.sim.fexe_log, "SIMPRINTF: ");
debug(6, "simprintf: %s\n", fmtstrpart);
while(strlen(fmtstrpart)) {
debug(6, "simprintf(): 1");
108,12 → 116,16
debug(6, "4a: len=%d str=%s\n", len, str);
debug(6, "4b:");
fprintf(f, fmtstrpart, str);
if (tee_exe_log) fprintf(runtime.sim.fexe_log, fmtstrpart, str);
free(str);
} else
} else {
fprintf(f, fmtstrpart, arg);
if (tee_exe_log) fprintf(runtime.sim.fexe_log, fmtstrpart, arg);
}
} else {
debug(6, " 5");
fprintf(f, fmtstrpart);
if (tee_exe_log) fprintf(runtime.sim.fexe_log, fmtstrpart);
debug(6, fmtstrpart);
}
if (!fmtstrend)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.