OpenCores
URL https://opencores.org/ocsvn/pci/pci/trunk

Subversion Repositories pci

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /
    from Rev 71 to Rev 72
    Reverse comparison

Rev 71 → Rev 72

/trunk/rtl/verilog/wb_master.v
42,6 → 42,9
// CVS Revision History
//
// $Log: not supported by cvs2svn $
// Revision 1.6 2002/10/11 14:15:29 mihad
// Cleaned up non-blocking assignments in combinatinal logic statements
//
// Revision 1.5 2002/03/05 11:53:47 mihad
// Added some testcases, removed un-needed fifo signals
//
536,7 → 539,7
end
end
else
first_data_is_burst = pciw_fifo_control_in[`BURST_BIT] && ~pciw_fifo_empty_in ;
first_data_is_burst = pciw_fifo_control_in[`BURST_BIT] && ~pciw_fifo_empty_in && ~pciw_fifo_control_in[`LAST_CTRL_BIT];
end
 
// FF for seting and reseting burst_transfer signal
/trunk/sim/rtl_sim/run/clean
1,4 → 1,61
rm ../bin/INCA_libs/worklib/*
rm ../bin/INCA_libs/worklib/.*
rm ../log/*.log
rm -rf ../out/*.shm
#!/bin/csh -f
 
if ($#argv < 1) then
echo "Missing required argument: all | log | wave | nc_out"
exit
endif
 
set cur_arg = 1
set arg_chk = 0
 
set log = 0
set wave = 0
set nc_out = 0
 
while ($cur_arg <= $#argv)
if ($argv[$cur_arg] == "all") then
set log = 1
set wave = 1
set nc_out = 1
 
@ arg_chk = $arg_chk + 1
endif
 
if ($argv[$cur_arg] == "log") then
set log = 1
 
@ arg_chk = $arg_chk + 1
endif
 
if ($argv[$cur_arg] == "wave") then
set wave = 1
 
@ arg_chk = $arg_chk + 1
endif
 
if ($argv[$cur_arg] == "nc_out") then
set nc_out = 1
 
@ arg_chk = $arg_chk + 1
endif
 
if ($arg_chk != $cur_arg) then
echo "Invalid argument $argv[$cur_arg]"
exit
endif
 
@ cur_arg = $cur_arg + 1
end
 
if ($nc_out) then
rm ../bin/INCA_libs/worklib/*
rm ../bin/INCA_libs/worklib/.*
endif
 
if ($log) then
rm ../log/*.log
endif
 
if ($wave) then
rm -rf ../out/*.shm
endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.