OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /
    from Rev 710 to Rev 711
    Reverse comparison

Rev 710 → Rev 711

/trunk/uclinux/uClinux-2.0.x/sim.cfg
117,7 → 117,7
name = "RAM"
ce = 1
baseaddr = 0x00000000
size = 0x00200000
size = 0x00400000
delayr = 1
delayw = 2
/* log = "ram.log"*/
287,11 → 287,11
profile = 0
prof_fn = "sim.profile"
 
history = 1
history = 0
/* iprompt = 0 */
exe_log = 0
exe_log_type = software
exe_log_start = 12000000
exe_log_start = 12500000
exe_log_marker = 100
exe_log_fn = "executed.log"
end
455,8 → 455,8
device 0
baseaddr = 0x9c000000
irq = 15
rxfile = "/tmp/uart0.rx"
txfile = "/tmp/uart0.tx"
rxfile = "uart0.rx"
txfile = "uart0.tx"
jitter = -1 /* async behaviour */
16550 = 1
enddevice
/trunk/uclinux/uClinux-2.0.x/arch/or32/kernel/head.S
374,7 → 374,7
l.sw 0(r4),r5
 
l.addi r4,r3,MC_BA_MASK
l.addi r5,r0,0xff
l.addi r5,r0,0xfe
l.sw 0(r4),r5
 
l.addi r4,r3,MC_CSC(1)
/trunk/uclinux/uClinux-2.0.x/arch/or32/board/rom.ld
4,8 → 4,8
flash : ORIGIN = 0x04002000, LENGTH = 0x00200000 - 0x2000
eflash : ORIGIN = 0x04200000, LENGTH = 0
ramvec : ORIGIN = 0x00000000, LENGTH = 0x00002000
ram : ORIGIN = 0x00002000, LENGTH = 0x00200000 - 0x2000
eram : ORIGIN = 0x00200000, LENGTH = 0
ram : ORIGIN = 0x00002000, LENGTH = 0x00400000 - 0x2000
eram : ORIGIN = 0x00400000, LENGTH = 0
}
 
SECTIONS

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.