OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /
    from Rev 77 to Rev 78
    Reverse comparison

Rev 77 → Rev 78

/trunk/or1ksim/sim-config.h
28,6 → 28,9
struct {
int tagtype;
} dc;
struct {
int tagtype;
} ic;
int clkcycle_ns; /* Clock cycle in nanoseconds */
struct {
char *rxfile; /* File for RX */
/trunk/or1ksim/toplevel.c
45,7 → 45,7
#include "coff.h"
 
/* CVS revision number. */
const char rcsrev[] = "$Revision: 1.11 $";
const char rcsrev[] = "$Revision: 1.12 $";
 
/* Continuos run versus single step tracing switch. */
int cont_run;
386,6 → 386,8
}
} else
if (strcmp(item1, "info") == 0) { /* configuration info */
itlb_status(-1);
dtlb_status(-1);
bpb_info();
btic_info();
ic_info();
392,7 → 394,6
dc_info();
uart_status();
sprs_status();
dtlb_status(-1);
} else {
printf("%s: Unknown command.\n", linestr);
}
/trunk/or1ksim/sim-config.c
30,6 → 30,8
memset(&config, 0, sizeof(config));
config.dc.tagtype = VIRTUAL;
printf("Data cache tag: %s\n", config.dc.tagtype == VIRTUAL ? "virtual" : "physical");
config.ic.tagtype = VIRTUAL;
printf("Insn cache tag: %s\n", config.ic.tagtype == VIRTUAL ? "virtual" : "physical");
config.clkcycle_ns = 4; /* 4 for 4ns (250MHz) */
printf("Clock cycle: %d ns\n", config.clkcycle_ns);
config.uarts[0].rxfile = "/tmp/uart0.rx";

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.