URL
https://opencores.org/ocsvn/logicprobe/logicprobe/trunk
Subversion Repositories logicprobe
Compare Revisions
- This comparison shows the changes necessary to convert path
/
- from Rev 8 to Rev 9
- ↔ Reverse comparison
Rev 8 → Rev 9
/logicprobe/trunk/README
72,7 → 72,7
If you want to run the tests, you need a Verilog simulator (I used |
Icarus Verilog) and a VCD wave viewer (I used GTK-Wave). If you want |
to use the analyzer in an FPGA, you must synthesize it (I used Xilinx |
ISE 14.5). And you need a C compiler, preferrably on a Linux system, |
ISE 14.5). And you need a C compiler, preferably on a Linux system, |
to receive and display the sample values. |
|
|