OpenCores
URL https://opencores.org/ocsvn/6809_6309_compatible_core/6809_6309_compatible_core/trunk

Subversion Repositories 6809_6309_compatible_core

Compare Revisions

  • This comparison shows the changes necessary to convert path 
    /6809_6309_compatible_core/trunk/syn/lattice/P6809/P6809_P6809.dir
    from Rev 10 to Rev 12
    ↔ Reverse comparison
  •

Rev 10 → Rev 12

/5_1.par
1,246 → 1,219
 
Lattice Place and Route Report for Design "P6809_P6809_map.ncd"
Thu Feb 6 15:35:23 2014
 
PAR: Place And Route Diamond (64-bit) 2.2.0.101.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF P6809_P6809_map.ncd P6809_P6809.dir/5_1.ncd P6809_P6809.prf
Preference file: P6809_P6809.prf.
Placement level-cost: 5-1.
Routing Iterations: 6
 
Loading design for application par from file P6809_P6809_map.ncd.
Design name: CC3_top
NCD version: 3.2
Vendor: LATTICE
Device: LCMXO2-7000HE
Package: TQFP144
Performance: 4
Loading device for application par from file 'xo2c7000.nph' in environment: /usr/local/diamond/2.2_x64/ispfpga.
Package Status: Final Version 1.36
Performance Hardware Data Status: Final) Version 23.4
License checked out.
 
 
Ignore Preference Error(s): True
Device utilization summary:
 
PIO (prelim) 69+4(JTAG)/336 20% used
69+4(JTAG)/115 60% bonded
IOLOGIC 10/336 2% used
 
SLICE 1208/3432 35% used
 
GSR 1/1 100% used
EBR 10/26 38% used
 
 
INFO: Design contains EBR with ASYNC Reset Mode that has a limitation: The use of the EBR block asynchronous reset requires that certain timing be met between the clock and the reset within the memory block. See the device specific datasheet for additional details.
INFO: Design contains pre-loadable EBR during configuration that has a requirement: Since the GSR is disabled for the EBR, make sure write enable and chip enable are inactive during wake-up, so that the pre-loaded initialization values will not be corrupted during wake-up state.
Number of Signals: 2917
Number of Connections: 9622
 
Pin Constraint Summary:
68 out of 68 pins locked (100% locked).
 
The following 1 signal is selected to use the primary clock routing resources:
cpu_clkgen (driver: clk40_i, clk load #: 367)
 
 
The following 6 signals are selected to use the secondary clock routing resources:
cpu0/G_9 (driver: cpu0/SLICE_764, clk load #: 0, sr load #: 0, ce load #: 80)
cpu0/PC_1_sqmuxa_2_RNIK4633 (driver: cpu0/regs/SLICE_982, clk load #: 0, sr load #: 0, ce load #: 37)
cpu0/regs/IY_1_sqmuxa_2_1_0_RNIVEBV1 (driver: cpu0/regs/SLICE_322, clk load #: 0, sr load #: 0, ce load #: 25)
cpu0/regs/IX_0_sqmuxa_1_1_RNI2C2L3 (driver: cpu0/regs/SLICE_927, clk load #: 0, sr load #: 0, ce load #: 25)
cpu0/regs/cff_1_sqmuxa_2_RNI1FDN (driver: cpu0/regs/SLICE_1258, clk load #: 0, sr load #: 0, ce load #: 18)
cpu0/k_ealo_cnv_0[0] (driver: cpu0/SLICE_754, clk load #: 0, sr load #: 0, ce load #: 16)
 
Signal reset_o_c is selected as Global Set/Reset.
.
Starting Placer Phase 0.
...........
Finished Placer Phase 0. REAL time: 9 secs
 
Starting Placer Phase 1.
.........................
Placer score = 922601.
Finished Placer Phase 1. REAL time: 20 secs
 
Starting Placer Phase 2.
.
Placer score = 906811
Finished Placer Phase 2. REAL time: 21 secs
 
 
------------------ Clock Report ------------------
 
Global Clock Resources:
CLK_PIN : 1 out of 8 (12%)
PLL : 0 out of 2 (0%)
DCM : 0 out of 2 (0%)
DCC : 0 out of 8 (0%)
 
Quadrants All (TL, TR, BL, BR) - Global Clocks:
PRIMARY "cpu_clkgen" from comp "clk40_i" on CLK_PIN site "27 (PL22A)", clk load = 367
SECONDARY "cpu0/k_ealo_cnv_0[0]" from F1 on comp "cpu0/SLICE_754" on site "R14C18D", clk load = 0, ce load = 16, sr load = 0
SECONDARY "cpu0/G_9" from F0 on comp "cpu0/SLICE_764" on site "R21C18A", clk load = 0, ce load = 80, sr load = 0
SECONDARY "cpu0/PC_1_sqmuxa_2_RNIK4633" from F0 on comp "cpu0/regs/SLICE_982" on site "R14C20A", clk load = 0, ce load = 37, sr load = 0
SECONDARY "cpu0/regs/cff_1_sqmuxa_2_RNI1FDN" from F1 on comp "cpu0/regs/SLICE_1258" on site "R21C18C", clk load = 0, ce load = 18, sr load = 0
SECONDARY "cpu0/regs/IY_1_sqmuxa_2_1_0_RNIVEBV1" from F1 on comp "cpu0/regs/SLICE_322" on site "R14C20C", clk load = 0, ce load = 25, sr load = 0
SECONDARY "cpu0/regs/IX_0_sqmuxa_1_1_RNI2C2L3" from F1 on comp "cpu0/regs/SLICE_927" on site "R14C20B", clk load = 0, ce load = 25, sr load = 0
 
PRIMARY : 1 out of 8 (12%)
SECONDARY: 6 out of 8 (75%)
 
Edge Clocks:
No edge clock selected.
 
--------------- End of Clock Report ---------------
 
 
I/O Usage Summary (final):
69 out of 336 (20.5%) PIO sites used.
69 out of 115 (60.0%) bonded PIO sites used.
Number of PIO comps: 69; differential: 0
Number of Vref pins used: 0
 
I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0 | 11 / 28 ( 39%) | 2.5V | - |
| 1 | 13 / 29 ( 44%) | 2.5V | - |
| 2 | 20 / 29 ( 68%) | 2.5V | - |
| 3 | 8 / 9 ( 88%) | 2.5V | - |
| 4 | 7 / 10 ( 70%) | 2.5V | - |
| 5 | 10 / 10 (100%) | 2.5V | - |
+----------+----------------+------------+-----------+
 
Total placer CPU time: 15 secs
 
Dumping design to file P6809_P6809.dir/5_1.ncd.
 
0 connections routed; 9622 unrouted.
Starting router resource preassignment
 
Completed router resource preassignment. Real time: 26 secs
 
Start NBR router at Thu Feb 06 15:35:49 CET 2014
 
*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
in the earlier iterations. In each iteration, it tries to
solve the conflicts while keeping the critical connections
routed as short as possible. The routing process is said to
be completed when no conflicts exist and all connections
are routed.
Note: NBR uses a different method to calculate timing slacks. The
worst slack and total negative slack may not be the same as
that in TRCE report. You should always run TRCE to verify
your design. Thanks.
*****************************************************************
 
Start NBR special constraint process at Thu Feb 06 15:35:49 CET 2014
 
Start NBR section for initial routing
Level 1, iteration 1
104(0.03%) conflicts; 8076(83.93%) untouched conns; 0 (nbr) score;
Estimated worst slack/total negative slack: 0.246ns/0.000ns; real time: 29 secs
Level 2, iteration 1
75(0.02%) conflicts; 7564(78.61%) untouched conns; 0 (nbr) score;
Estimated worst slack/total negative slack: 0.101ns/0.000ns; real time: 30 secs
Level 3, iteration 1
80(0.02%) conflicts; 6340(65.89%) untouched conns; 0 (nbr) score;
Estimated worst slack/total negative slack: 0.302ns/0.000ns; real time: 31 secs
Level 4, iteration 1
428(0.11%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score;
Estimated worst slack/total negative slack: 0.257ns/0.000ns; real time: 34 secs
 
Info: Initial congestion level at 75% usage is 3
Info: Initial congestion area at 75% usage is 41 (4.10%)
 
Start NBR section for normal routing
Level 1, iteration 1
11(0.00%) conflicts; 624(6.49%) untouched conns; 0 (nbr) score;
Estimated worst slack/total negative slack: 0.167ns/0.000ns; real time: 35 secs
Level 4, iteration 1
131(0.03%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score;
Estimated worst slack/total negative slack: 0.251ns/0.000ns; real time: 37 secs
Level 4, iteration 2
62(0.02%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score;
Estimated worst slack/total negative slack: 0.251ns/0.000ns; real time: 38 secs
Level 4, iteration 3
24(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score;
Estimated worst slack/total negative slack: 0.251ns/0.000ns; real time: 38 secs
Level 4, iteration 4
13(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score;
Estimated worst slack/total negative slack: 0.251ns/0.000ns; real time: 38 secs
Level 4, iteration 5
5(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score;
Estimated worst slack/total negative slack: 0.251ns/0.000ns; real time: 39 secs
Level 4, iteration 6
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score;
Estimated worst slack/total negative slack: 0.251ns/0.000ns; real time: 39 secs
Level 4, iteration 7
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score;
Estimated worst slack/total negative slack: 0.251ns/0.000ns; real time: 39 secs
Level 4, iteration 8
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score;
Estimated worst slack/total negative slack: 0.251ns/0.000ns; real time: 39 secs
 
Start NBR section for re-routing
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score;
Estimated worst slack/total negative slack: 0.251ns/0.000ns; real time: 39 secs
 
Start NBR section for post-routing
 
End NBR router with 0 unrouted connection
 
NBR Summary
-----------
Number of unrouted connections : 0 (0.00%)
Number of connections with timing violations : 0 (0.00%)
Estimated worst slack : 0.251ns
Timing score : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.
 
 
 
Hold time optimization iteration 0:
All hold time violations have been successfully corrected in speed grade M
 
Total CPU time 31 secs
Total REAL time: 47 secs
Completely routed.
End of route. 9622 routed (100.00%); 0 unrouted.
Checking DRC ...
No errors found.
 
Hold time timing score: 0, hold timing errors: 0
 
Timing score: 0
 
Dumping design to file P6809_P6809.dir/5_1.ncd.
 
 
All signals are completely routed.
 
 
PAR_SUMMARY::Run status = completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst slack<setup/<ns>> = 0.251
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst slack<hold /<ns>> = 0.217
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
 
Total CPU time to completion: 32 secs
Total REAL time to completion: 48 secs
 
par done!
 
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp. All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc. All rights reserved.
Copyright (c) 2001 Agere Systems All rights reserved.
Copyright (c) 2002-2013 Lattice Semiconductor Corporation, All rights reserved.
 
Lattice Place and Route Report for Design "P6809_P6809_map.ncd"
Sun Jul 06 07:47:00 2014
 
PAR: Place And Route Diamond (64-bit) 3.1.0.96.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF P6809_P6809_map.ncd P6809_P6809.dir/5_1.ncd P6809_P6809.prf
Preference file: P6809_P6809.prf.
Placement level-cost: 5-1.
Routing Iterations: 6
 
Loading design for application par from file P6809_P6809_map.ncd.
Design name: CC3_top
NCD version: 3.2
Vendor: LATTICE
Device: LCMXO2-7000HE
Package: TQFP144
Performance: 4
Loading device for application par from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.1_x64/ispfpga.
Package Status: Final Version 1.36
Performance Hardware Data Status: Final) Version 23.4
License checked out.
 
 
Ignore Preference Error(s): True
Device utilization summary:
 
PIO (prelim) 69+4(JTAG)/336 22% used
69+4(JTAG)/115 63% bonded
IOLOGIC 10/336 2% used
 
SLICE 1234/3432 35% used
 
GSR 1/1 100% used
EBR 10/26 38% used
 
 
INFO: Design contains EBR with ASYNC Reset Mode that has a limitation: The use of the EBR block asynchronous reset requires that certain timing be met between the clock and the reset within the memory block. See the device specific datasheet for additional details.
INFO: Design contains pre-loadable EBR during configuration that has a requirement: Since the GSR is disabled for the EBR, make sure write enable and chip enable are inactive during wake-up, so that the pre-loaded initialization values will not be corrupted during wake-up state.
Number of Signals: 2876
Number of Connections: 9723
 
Pin Constraint Summary:
68 out of 68 pins locked (100% locked).
 
The following 1 signal is selected to use the primary clock routing resources:
clk40_i_c (driver: clk40_i, clk load #: 318)
 
 
The following 3 signals are selected to use the secondary clock routing resources:
cpu0/G_9 (driver: cpu0/SLICE_837, clk load #: 0, sr load #: 0, ce load #: 111)
cpu0/k_ealo_cnv_0[0] (driver: cpu0/SLICE_744, clk load #: 0, sr load #: 0, ce load #: 17)
cpu0/regs/PC_0_sqmuxa_1_i_o2_RNIHDJD1 (driver: cpu0/regs/SLICE_887, clk load #: 0, sr load #: 0, ce load #: 16)
 
Signal reset_o_c is selected as Global Set/Reset.
.
Starting Placer Phase 0.
............
Finished Placer Phase 0. REAL time: 2 secs
 
Starting Placer Phase 1.
........................
Placer score = 779607.
Finished Placer Phase 1. REAL time: 6 secs
 
Starting Placer Phase 2.
.
Placer score = 774076
Finished Placer Phase 2. REAL time: 7 secs
 
 
------------------ Clock Report ------------------
 
Global Clock Resources:
CLK_PIN : 1 out of 8 (12%)
PLL : 0 out of 2 (0%)
DCM : 0 out of 2 (0%)
DCC : 0 out of 8 (0%)
 
Quadrants All (TL, TR, BL, BR) - Global Clocks:
PRIMARY "clk40_i_c" from comp "clk40_i" on CLK_PIN site "27 (PL22A)", clk load = 318
SECONDARY "cpu0/G_9" from F0 on comp "cpu0/SLICE_837" on site "R21C18A", clk load = 0, ce load = 111, sr load = 0
SECONDARY "cpu0/k_ealo_cnv_0[0]" from F1 on comp "cpu0/SLICE_744" on site "R21C18B", clk load = 0, ce load = 17, sr load = 0
SECONDARY "cpu0/regs/PC_0_sqmuxa_1_i_o2_RNIHDJD1" from F1 on comp "cpu0/regs/SLICE_887" on site "R14C20A", clk load = 0, ce load = 16, sr load = 0
 
PRIMARY : 1 out of 8 (12%)
SECONDARY: 3 out of 8 (37%)
 
Edge Clocks:
No edge clock selected.
 
--------------- End of Clock Report ---------------
 
 
I/O Usage Summary (final):
69 + 4(JTAG) out of 336 (21.7%) PIO sites used.
69 + 4(JTAG) out of 115 (63.5%) bonded PIO sites used.
Number of PIO comps: 69; differential: 0
Number of Vref pins used: 0
 
I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0 | 11 / 28 ( 39%) | 2.5V | - |
| 1 | 13 / 29 ( 44%) | 2.5V | - |
| 2 | 20 / 29 ( 68%) | 2.5V | - |
| 3 | 8 / 9 ( 88%) | 2.5V | - |
| 4 | 7 / 10 ( 70%) | 2.5V | - |
| 5 | 10 / 10 (100%) | 2.5V | - |
+----------+----------------+------------+-----------+
 
Total placer CPU time: 6 secs
 
Dumping design to file P6809_P6809.dir/5_1.ncd.
 
 
-----------------------------------------------------------------
INFO - par: ASE feature is off due to non timing-driven settings.
-----------------------------------------------------------------
 
0 connections routed; 9723 unrouted.
Starting router resource preassignment
 
Completed router resource preassignment. Real time: 9 secs
 
Start NBR router at 07:47:09 07/06/14
 
*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
in the earlier iterations. In each iteration, it tries to
solve the conflicts while keeping the critical connections
routed as short as possible. The routing process is said to
be completed when no conflicts exist and all connections
are routed.
Note: NBR uses a different method to calculate timing slacks. The
worst slack and total negative slack may not be the same as
that in TRCE report. You should always run TRCE to verify
your design. Thanks.
*****************************************************************
 
Start NBR special constraint process at 07:47:09 07/06/14
 
Start NBR section for initial routing
Level 4, iteration 1
290(0.08%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 11 secs
 
Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area at 75% usage is 5 (0.50%)
 
Start NBR section for normal routing
Level 4, iteration 1
125(0.03%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 11 secs
Level 4, iteration 2
46(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 11 secs
Level 4, iteration 3
17(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 12 secs
Level 4, iteration 4
11(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 12 secs
Level 4, iteration 5
8(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 12 secs
Level 4, iteration 6
4(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 12 secs
Level 4, iteration 7
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 12 secs
Level 4, iteration 8
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 12 secs
Level 4, iteration 9
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; real time: 12 secs
Level 4, iteration 10
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 12 secs
Level 4, iteration 11
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; real time: 12 secs
 
Start NBR section for re-routing
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; real time: 12 secs
 
Start NBR section for post-routing
 
End NBR router with 0 unrouted connection
 
NBR Summary
-----------
Number of unrouted connections : 0 (0.00%)
Number of connections with timing violations : 0 (0.00%)
Estimated worst slack<setup> : <n/a>
Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.
 
 
Total CPU time 12 secs
Total REAL time: 12 secs
Completely routed.
End of route. 9723 routed (100.00%); 0 unrouted.
Checking DRC ...
No errors found.
 
Hold time timing score: 0, hold timing errors: 0
 
Timing score: 0
 
Dumping design to file P6809_P6809.dir/5_1.ncd.
 
 
All signals are completely routed.
 
PAR_SUMMARY::Number of errors = 0
 
Total CPU time to completion: 13 secs
Total REAL time to completion: 14 secs
 
par done!
 
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp. All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc. All rights reserved.
Copyright (c) 2001 Agere Systems All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation, All rights reserved.
/5_1.ncd Cannot display: file marked as a binary type. svn:mime-type = application/octet-stream
/5_1.pad
1,540 → 1,540
PAD Specification File
***************************
 
PART TYPE: LCMXO2-7000HE
Performance Grade: 4
PACKAGE: TQFP144
Package Status: Final Version 1.36
 
Thu Feb 6 15:35:45 2014
 
Pinout by Port Name:
+-------------+----------+---------------+-------+-----------+-----------+----------------------------------------------------------+
| Port Name | Pin/Bank | Buffer Type | Site | PG Enable | BC Enable | Properties |
+-------------+----------+---------------+-------+-----------+-----------+----------------------------------------------------------+
| addr_o[0] | 45/2 | LVCMOS25_OUT | PB12B | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| addr_o[10] | 52/2 | LVCMOS25_OUT | PB18A | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| addr_o[11] | 57/2 | LVCMOS25_OUT | PB26A | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| addr_o[12] | 67/2 | LVCMOS25_OUT | PB35B | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| addr_o[13] | 62/2 | LVCMOS25_OUT | PB31B | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| addr_o[14] | 70/2 | LVCMOS25_OUT | PB38A | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| addr_o[15] | 110/0 | LVCMOS25_OUT | PT36C | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| addr_o[16] | 71/2 | LVCMOS25_OUT | PB38B | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| addr_o[17] | 109/0 | LVCMOS25_OUT | PT36D | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| addr_o[18] | 69/2 | LVCMOS25_OUT | PB37B | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| addr_o[1] | 49/2 | LVCMOS25_OUT | PB16A | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| addr_o[2] | 50/2 | LVCMOS25_OUT | PB16B | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| addr_o[3] | 55/2 | LVCMOS25_OUT | PB23A | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| addr_o[4] | 56/2 | LVCMOS25_OUT | PB23B | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| addr_o[5] | 59/2 | LVCMOS25_OUT | PB29A | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| addr_o[6] | 60/2 | LVCMOS25_OUT | PB29B | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| addr_o[7] | 65/2 | LVCMOS25_OUT | PB35A | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| addr_o[8] | 61/2 | LVCMOS25_OUT | PB31A | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| addr_o[9] | 58/2 | LVCMOS25_OUT | PB26B | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| blue_o | 74/1 | LVCMOS25_OUT | PR24A | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| cen_o | 48/2 | LVCMOS25_OUT | PB13B | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| clk40_i | 27/3 | LVCMOS25_IN | PL22A | | | PULL:DOWN CLAMP:ON HYSTERESIS:SMALL |
| cpuclk_o | 47/2 | LVCMOS25_OUT | PB13A | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| data_io[0] | 132/0 | LVCMOS25_BIDI | PT15B | | | DRIVE:8mA PULL:DOWN CLAMP:ON HYSTERESIS:SMALL SLEW:SLOW |
| data_io[1] | 138/0 | LVCMOS25_BIDI | PT11B | | | DRIVE:8mA PULL:DOWN CLAMP:ON HYSTERESIS:SMALL SLEW:SLOW |
| data_io[2] | 140/0 | LVCMOS25_BIDI | PT10B | | | DRIVE:8mA PULL:DOWN CLAMP:ON HYSTERESIS:SMALL SLEW:SLOW |
| data_io[3] | 142/0 | LVCMOS25_BIDI | PT9B | | | DRIVE:8mA PULL:DOWN CLAMP:ON HYSTERESIS:SMALL SLEW:SLOW |
| data_io[4] | 143/0 | LVCMOS25_BIDI | PT9A | | | DRIVE:8mA PULL:DOWN CLAMP:ON HYSTERESIS:SMALL SLEW:SLOW |
| data_io[5] | 141/0 | LVCMOS25_BIDI | PT10A | | | DRIVE:8mA PULL:DOWN CLAMP:ON HYSTERESIS:SMALL SLEW:SLOW |
| data_io[6] | 139/0 | LVCMOS25_BIDI | PT11A | | | DRIVE:8mA PULL:DOWN CLAMP:ON HYSTERESIS:SMALL SLEW:SLOW |
| data_io[7] | 133/0 | LVCMOS25_BIDI | PT15A | | | DRIVE:8mA PULL:DOWN CLAMP:ON HYSTERESIS:SMALL SLEW:SLOW |
| green_o | 76/1 | LVCMOS25_OUT | PR23A | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| hsync_o | 73/1 | LVCMOS25_OUT | PR24B | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| laddr_o[0] | 11/5 | LVCMOS25_OUT | PL9A | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| laddr_o[1] | 12/5 | LVCMOS25_OUT | PL9B | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| laddr_o[2] | 13/4 | LVCMOS25_OUT | PL10A | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| laddr_o[3] | 14/4 | LVCMOS25_OUT | PL10B | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| laddr_o[4] | 19/4 | LVCMOS25_OUT | PL12A | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| laddr_o[5] | 20/4 | LVCMOS25_OUT | PL12B | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| lcen_o | 23/4 | LVCMOS25_OUT | PL17A | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| ldata_io[0] | 1/5 | LVCMOS25_OUT | PL3A | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| ldata_io[1] | 2/5 | LVCMOS25_OUT | PL3B | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| ldata_io[2] | 3/5 | LVCMOS25_OUT | PL4A | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| ldata_io[3] | 4/5 | LVCMOS25_OUT | PL4B | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| ldata_io[4] | 5/5 | LVCMOS25_OUT | PL6A | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| ldata_io[5] | 6/5 | LVCMOS25_OUT | PL6B | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| ldata_io[6] | 9/5 | LVCMOS25_OUT | PL8A | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| ldata_io[7] | 10/5 | LVCMOS25_OUT | PL8B | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| leds_o[0] | 97/1 | LVCMOS25_OUT | PR7B | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| leds_o[1] | 98/1 | LVCMOS25_OUT | PR7A | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| leds_o[2] | 99/1 | LVCMOS25_OUT | PR5B | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| leds_o[3] | 100/1 | LVCMOS25_OUT | PR5A | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| leds_o[4] | 104/1 | LVCMOS25_OUT | PR3B | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| leds_o[5] | 105/1 | LVCMOS25_OUT | PR3A | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| leds_o[6] | 106/1 | LVCMOS25_OUT | PR2B | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| leds_o[7] | 107/1 | LVCMOS25_OUT | PR2A | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| loen_o | 25/3 | LVCMOS25_OUT | PL19A | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| lwen_o | 24/4 | LVCMOS25_OUT | PL17B | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| oen_o | 54/2 | LVCMOS25_OUT | PB18B | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| red_o | 78/1 | LVCMOS25_OUT | PR21A | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| reset_o | 22/4 | LVCMOS25_OUT | PL15B | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| state_o[0] | 26/3 | LVCMOS25_OUT | PL19B | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| state_o[1] | 28/3 | LVCMOS25_OUT | PL22B | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| state_o[2] | 32/3 | LVCMOS25_OUT | PL24A | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| state_o[3] | 33/3 | LVCMOS25_OUT | PL24B | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| state_o[4] | 34/3 | LVCMOS25_OUT | PL25A | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| state_o[5] | 35/3 | LVCMOS25_OUT | PL25B | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| vsync_o | 75/1 | LVCMOS25_OUT | PR23B | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| wen_o | 112/0 | LVCMOS25_OUT | PT35A | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
+-------------+----------+---------------+-------+-----------+-----------+----------------------------------------------------------+
 
Vccio by Bank:
+------+-------+
| Bank | Vccio |
+------+-------+
| 0 | 2.5V |
| 1 | 2.5V |
| 2 | 2.5V |
| 3 | 2.5V |
| 4 | 2.5V |
| 5 | 2.5V |
+------+-------+
 
Vref by Bank:
+------+-----+-----------------+---------+
| Vref | Pin | Bank # / Vref # | Load(s) |
+------+-----+-----------------+---------+
+------+-----+-----------------+---------+
 
Pinout by Pin Number:
+----------+-----------------------+------------+---------------+--------------+----------------+-----------+-----------+
| Pin/Bank | Pin Info | Preference | Buffer Type | Site | Dual Function | PG Enable | BC Enable |
+----------+-----------------------+------------+---------------+--------------+----------------+-----------+-----------+
| 1/5 | ldata_io[0] | LOCATED | LVCMOS25_OUT | PL3A | L_GPLLT_FB | | |
| 2/5 | ldata_io[1] | LOCATED | LVCMOS25_OUT | PL3B | L_GPLLC_FB | | |
| 3/5 | ldata_io[2] | LOCATED | LVCMOS25_OUT | PL4A | L_GPLLT_IN | | |
| 4/5 | ldata_io[3] | LOCATED | LVCMOS25_OUT | PL4B | L_GPLLC_IN | | |
| 5/5 | ldata_io[4] | LOCATED | LVCMOS25_OUT | PL6A | PCLKT5_0 | | |
| 6/5 | ldata_io[5] | LOCATED | LVCMOS25_OUT | PL6B | PCLKC5_0 | | |
| 9/5 | ldata_io[6] | LOCATED | LVCMOS25_OUT | PL8A | | | |
| 10/5 | ldata_io[7] | LOCATED | LVCMOS25_OUT | PL8B | | | |
| 11/5 | laddr_o[0] | LOCATED | LVCMOS25_OUT | PL9A | | | |
| 12/5 | laddr_o[1] | LOCATED | LVCMOS25_OUT | PL9B | | | |
| 13/4 | laddr_o[2] | LOCATED | LVCMOS25_OUT | PL10A | | | |
| 14/4 | laddr_o[3] | LOCATED | LVCMOS25_OUT | PL10B | | | |
| 15/4 | unused, PULL:DOWN | | | PL11A | | | |
| 17/4 | unused, PULL:DOWN | | | PL11B | | | |
| 19/4 | laddr_o[4] | LOCATED | LVCMOS25_OUT | PL12A | PCLKT4_0 | | |
| 20/4 | laddr_o[5] | LOCATED | LVCMOS25_OUT | PL12B | PCLKC4_0 | | |
| 21/4 | unused, PULL:DOWN | | | PL15A | | | |
| 22/4 | reset_o | LOCATED | LVCMOS25_OUT | PL15B | | | |
| 23/4 | lcen_o | LOCATED | LVCMOS25_OUT | PL17A | | | |
| 24/4 | lwen_o | LOCATED | LVCMOS25_OUT | PL17B | | | |
| 25/3 | loen_o | LOCATED | LVCMOS25_OUT | PL19A | | | |
| 26/3 | state_o[0] | LOCATED | LVCMOS25_OUT | PL19B | | | |
| 27/3 | clk40_i | LOCATED | LVCMOS25_IN | PL22A | PCLKT3_0 | | |
| 28/3 | state_o[1] | LOCATED | LVCMOS25_OUT | PL22B | PCLKC3_0 | | |
| 31/3 | unused, PULL:DOWN | | | PL23D | | | |
| 32/3 | state_o[2] | LOCATED | LVCMOS25_OUT | PL24A | | | |
| 33/3 | state_o[3] | LOCATED | LVCMOS25_OUT | PL24B | | | |
| 34/3 | state_o[4] | LOCATED | LVCMOS25_OUT | PL25A | | | |
| 35/3 | state_o[5] | LOCATED | LVCMOS25_OUT | PL25B | | | |
| 38/2 | unused, PULL:DOWN | | | PB4A | | | |
| 39/2 | unused, PULL:DOWN | | | PB4B | | | |
| 40/2 | unused, PULL:DOWN | | | PB6A | CSSPIN | | |
| 41/2 | unused, PULL:DOWN | | | PB6B | | | |
| 42/2 | unused, PULL:DOWN | | | PB9A | | | |
| 43/2 | unused, PULL:DOWN | | | PB9B | | | |
| 44/2 | unused, PULL:DOWN | | | PB12A | MCLK/CCLK | | |
| 45/2 | addr_o[0] | LOCATED | LVCMOS25_OUT | PB12B | SO/SPISO | | |
| 47/2 | cpuclk_o | | LVCMOS25_OUT | PB13A | | | |
| 48/2 | cen_o | LOCATED | LVCMOS25_OUT | PB13B | | | |
| 49/2 | addr_o[1] | LOCATED | LVCMOS25_OUT | PB16A | PCLKT2_0 | | |
| 50/2 | addr_o[2] | LOCATED | LVCMOS25_OUT | PB16B | PCLKC2_0 | | |
| 52/2 | addr_o[10] | LOCATED | LVCMOS25_OUT | PB18A | | | |
| 54/2 | oen_o | LOCATED | LVCMOS25_OUT | PB18B | | | |
| 55/2 | addr_o[3] | LOCATED | LVCMOS25_OUT | PB23A | PCLKT2_1 | | |
| 56/2 | addr_o[4] | LOCATED | LVCMOS25_OUT | PB23B | PCLKC2_1 | | |
| 57/2 | addr_o[11] | LOCATED | LVCMOS25_OUT | PB26A | | | |
| 58/2 | addr_o[9] | LOCATED | LVCMOS25_OUT | PB26B | | | |
| 59/2 | addr_o[5] | LOCATED | LVCMOS25_OUT | PB29A | | | |
| 60/2 | addr_o[6] | LOCATED | LVCMOS25_OUT | PB29B | | | |
| 61/2 | addr_o[8] | LOCATED | LVCMOS25_OUT | PB31A | | | |
| 62/2 | addr_o[13] | LOCATED | LVCMOS25_OUT | PB31B | | | |
| 63/2 | unused, PULL:DOWN | | | PB31D | | | |
| 65/2 | addr_o[7] | LOCATED | LVCMOS25_OUT | PB35A | | | |
| 67/2 | addr_o[12] | LOCATED | LVCMOS25_OUT | PB35B | | | |
| 68/2 | unused, PULL:DOWN | | | PB37A | | | |
| 69/2 | addr_o[18] | LOCATED | LVCMOS25_OUT | PB37B | | | |
| 70/2 | addr_o[14] | LOCATED | LVCMOS25_OUT | PB38A | SN | | |
| 71/2 | addr_o[16] | LOCATED | LVCMOS25_OUT | PB38B | SI/SISPI | | |
| 73/1 | hsync_o | LOCATED | LVCMOS25_OUT | PR24B | DQ1 | | |
| 74/1 | blue_o | LOCATED | LVCMOS25_OUT | PR24A | DQ1 | | |
| 75/1 | vsync_o | LOCATED | LVCMOS25_OUT | PR23B | DQ1 | | |
| 76/1 | green_o | LOCATED | LVCMOS25_OUT | PR23A | DQ1 | | |
| 77/1 | unused, PULL:DOWN | | | PR21B | DQ1 | | |
| 78/1 | red_o | LOCATED | LVCMOS25_OUT | PR21A | DQ1 | | |
| 81/1 | unused, PULL:DOWN | | | PR18B | DQ1 | | |
| 82/1 | unused, PULL:DOWN | | | PR18A | DQ1 | | |
| 83/1 | unused, PULL:DOWN | | | PR17B | DQ1 | | |
| 84/1 | unused, PULL:DOWN | | | PR17A | DQ1 | | |
| 85/1 | unused, PULL:DOWN | | | PR16B | DQS1N | | |
| 86/1 | unused, PULL:DOWN | | | PR16A | DQS1 | | |
| 87/1 | unused, PULL:DOWN | | | PR15B | | | |
| 89/1 | unused, PULL:DOWN | | | PR15A | | | |
| 91/1 | unused, PULL:DOWN | | | PR12B | PCLKC1_0/DQ0 | | |
| 92/1 | unused, PULL:DOWN | | | PR12A | PCLKT1_0/DQ0 | | |
| 93/1 | unused, PULL:DOWN | | | PR11B | DQS0N | | |
| 94/1 | unused, PULL:DOWN | | | PR11A | DQS0 | | |
| 95/1 | unused, PULL:DOWN | | | PR9B | DQ0 | | |
| 96/1 | unused, PULL:DOWN | | | PR9A | DQ0 | | |
| 97/1 | leds_o[0] | LOCATED | LVCMOS25_OUT | PR7B | DQ0 | | |
| 98/1 | leds_o[1] | LOCATED | LVCMOS25_OUT | PR7A | DQ0 | | |
| 99/1 | leds_o[2] | LOCATED | LVCMOS25_OUT | PR5B | DQ0 | | |
| 100/1 | leds_o[3] | LOCATED | LVCMOS25_OUT | PR5A | DQ0 | | |
| 103/1 | unused, PULL:DOWN | | | PR4C | | | |
| 104/1 | leds_o[4] | LOCATED | LVCMOS25_OUT | PR3B | R_GPLLC_IN/DQ0 | | |
| 105/1 | leds_o[5] | LOCATED | LVCMOS25_OUT | PR3A | R_GPLLT_IN/DQ0 | | |
| 106/1 | leds_o[6] | LOCATED | LVCMOS25_OUT | PR2B | R_GPLLC_FB/DQ0 | | |
| 107/1 | leds_o[7] | LOCATED | LVCMOS25_OUT | PR2A | R_GPLLT_FB/DQ0 | | |
| 109/0 | addr_o[17] | LOCATED | LVCMOS25_OUT | PT36D | DONE | | |
| 110/0 | addr_o[15] | LOCATED | LVCMOS25_OUT | PT36C | INITN | | |
| 111/0 | unused, PULL:DOWN | | | PT35B | | | |
| 112/0 | wen_o | LOCATED | LVCMOS25_OUT | PT35A | | | |
| 113/0 | unused, PULL:DOWN | | | PT33B | | | |
| 114/0 | unused, PULL:DOWN | | | PT33A | | | |
| 115/0 | unused, PULL:DOWN | | | PT28B | | | |
| 117/0 | unused, PULL:DOWN | | | PT28A | | | |
| 119/0 | unused, PULL:DOWN | | | PT27D | PROGRAMN | | |
| 120/0 | unused, PULL:DOWN | | | PT27C | JTAGENB | | |
| 121/0 | unused, PULL:DOWN | | | PT25B | | | |
| 122/0 | unused, PULL:DOWN | | | PT25A | | | |
| 125/0 | unused, PULL:DOWN | | | PT22D | SDA/PCLKC0_0 | | |
| 126/0 | unused, PULL:DOWN | | | PT22C | SCL/PCLKT0_0 | | |
| 127/0 | unused, PULL:DOWN | | | PT18B | PCLKC0_1 | | |
| 128/0 | unused, PULL:DOWN | | | PT18A | PCLKT0_1 | | |
| 130/0 | Reserved: sysCONFIG | | | TMS | TMS | | |
| 131/0 | Reserved: sysCONFIG | | | TCK/TEST_CLK | TCK | | |
| 132/0 | data_io[0] | LOCATED | LVCMOS25_BIDI | PT15B | | | |
| 133/0 | data_io[7] | LOCATED | LVCMOS25_BIDI | PT15A | | | |
| 136/0 | Reserved: sysCONFIG | | | TDI | TDI | | |
| 137/0 | Reserved: sysCONFIG | | | TDO | TDO | | |
| 138/0 | data_io[1] | LOCATED | LVCMOS25_BIDI | PT11B | | | |
| 139/0 | data_io[6] | LOCATED | LVCMOS25_BIDI | PT11A | | | |
| 140/0 | data_io[2] | LOCATED | LVCMOS25_BIDI | PT10B | | | |
| 141/0 | data_io[5] | LOCATED | LVCMOS25_BIDI | PT10A | | | |
| 142/0 | data_io[3] | LOCATED | LVCMOS25_BIDI | PT9B | | | |
| 143/0 | data_io[4] | LOCATED | LVCMOS25_BIDI | PT9A | | | |
| PB4C/2 | unused, PULL:DOWN | | | PB4C | | | |
| PB4D/2 | unused, PULL:DOWN | | | PB4D | | | |
| PB6C/2 | unused, PULL:DOWN | | | PB6C | | | |
| PB6D/2 | unused, PULL:DOWN | | | PB6D | | | |
| PB7A/2 | unused, PULL:DOWN | | | PB7A | | | |
| PB7B/2 | unused, PULL:DOWN | | | PB7B | | | |
| PB7C/2 | unused, PULL:DOWN | | | PB7C | | | |
| PB7D/2 | unused, PULL:DOWN | | | PB7D | | | |
| PB9C/2 | unused, PULL:DOWN | | | PB9C | | | |
| PB9D/2 | unused, PULL:DOWN | | | PB9D | | | |
| PB10A/2 | unused, PULL:DOWN | | | PB10A | | | |
| PB10B/2 | unused, PULL:DOWN | | | PB10B | | | |
| PB10C/2 | unused, PULL:DOWN | | | PB10C | | | |
| PB10D/2 | unused, PULL:DOWN | | | PB10D | | | |
| PB12C/2 | unused, PULL:DOWN | | | PB12C | | | |
| PB12D/2 | unused, PULL:DOWN | | | PB12D | | | |
| PB13C/2 | unused, PULL:DOWN | | | PB13C | | | |
| PB13D/2 | unused, PULL:DOWN | | | PB13D | | | |
| PB15A/2 | unused, PULL:DOWN | | | PB15A | | | |
| PB15B/2 | unused, PULL:DOWN | | | PB15B | | | |
| PB15C/2 | unused, PULL:DOWN | | | PB15C | | | |
| PB15D/2 | unused, PULL:DOWN | | | PB15D | | | |
| PB16C/2 | unused, PULL:DOWN | | | PB16C | | | |
| PB16D/2 | unused, PULL:DOWN | | | PB16D | | | |
| PB18C/2 | unused, PULL:DOWN | | | PB18C | | | |
| PB18D/2 | unused, PULL:DOWN | | | PB18D | | | |
| PB21A/2 | unused, PULL:DOWN | | | PB21A | | | |
| PB21B/2 | unused, PULL:DOWN | | | PB21B | | | |
| PB21C/2 | unused, PULL:DOWN | | | PB21C | | | |
| PB21D/2 | unused, PULL:DOWN | | | PB21D | | | |
| PB23C/2 | unused, PULL:DOWN | | | PB23C | | | |
| PB23D/2 | unused, PULL:DOWN | | | PB23D | | | |
| PB26C/2 | unused, PULL:DOWN | | | PB26C | | | |
| PB26D/2 | unused, PULL:DOWN | | | PB26D | | | |
| PB28A/2 | unused, PULL:DOWN | | | PB28A | | | |
| PB28B/2 | unused, PULL:DOWN | | | PB28B | | | |
| PB28C/2 | unused, PULL:DOWN | | | PB28C | | | |
| PB28D/2 | unused, PULL:DOWN | | | PB28D | | | |
| PB29C/2 | unused, PULL:DOWN | | | PB29C | | | |
| PB29D/2 | unused, PULL:DOWN | | | PB29D | | | |
| PB31C/2 | unused, PULL:DOWN | | | PB31C | | | |
| PB32A/2 | unused, PULL:DOWN | | | PB32A | | | |
| PB32B/2 | unused, PULL:DOWN | | | PB32B | | | |
| PB32C/2 | unused, PULL:DOWN | | | PB32C | | | |
| PB32D/2 | unused, PULL:DOWN | | | PB32D | | | |
| PB34A/2 | unused, PULL:DOWN | | | PB34A | | | |
| PB34B/2 | unused, PULL:DOWN | | | PB34B | | | |
| PB34C/2 | unused, PULL:DOWN | | | PB34C | | | |
| PB34D/2 | unused, PULL:DOWN | | | PB34D | | | |
| PB35C/2 | unused, PULL:DOWN | | | PB35C | | | |
| PB35D/2 | unused, PULL:DOWN | | | PB35D | | | |
| PB37C/2 | unused, PULL:DOWN | | | PB37C | | | |
| PB37D/2 | unused, PULL:DOWN | | | PB37D | | | |
| PB38C/2 | unused, PULL:DOWN | | | PB38C | | | |
| PB38D/2 | unused, PULL:DOWN | | | PB38D | | | |
| PL2A/5 | unused, PULL:DOWN | | | PL2A | | | |
| PL2B/5 | unused, PULL:DOWN | | | PL2B | | | |
| PL2C/5 | unused, PULL:DOWN | | | PL2C | | | |
| PL2D/5 | unused, PULL:DOWN | | | PL2D | | | |
| PL3C/5 | unused, PULL:DOWN | | | PL3C | | | |
| PL3D/5 | unused, PULL:DOWN | | | PL3D | | | |
| PL4C/5 | unused, PULL:DOWN | | | PL4C | | | |
| PL4D/5 | unused, PULL:DOWN | | | PL4D | | | |
| PL5A/5 | unused, PULL:DOWN | | | PL5A | | | |
| PL5B/5 | unused, PULL:DOWN | | | PL5B | | | |
| PL5C/5 | unused, PULL:DOWN | | | PL5C | | | |
| PL5D/5 | unused, PULL:DOWN | | | PL5D | | | |
| PL6C/5 | unused, PULL:DOWN | | | PL6C | | | |
| PL6D/5 | unused, PULL:DOWN | | | PL6D | | | |
| PL7A/5 | unused, PULL:DOWN | | | PL7A | | | |
| PL7B/5 | unused, PULL:DOWN | | | PL7B | | | |
| PL7C/5 | unused, PULL:DOWN | | | PL7C | | | |
| PL7D/5 | unused, PULL:DOWN | | | PL7D | | | |
| PL8C/5 | unused, PULL:DOWN | | | PL8C | | | |
| PL8D/5 | unused, PULL:DOWN | | | PL8D | | | |
| PL9C/5 | unused, PULL:DOWN | | | PL9C | | | |
| PL9D/5 | unused, PULL:DOWN | | | PL9D | | | |
| PL10C/4 | unused, PULL:DOWN | | | PL10C | | | |
| PL10D/4 | unused, PULL:DOWN | | | PL10D | | | |
| PL11C/4 | unused, PULL:DOWN | | | PL11C | | | |
| PL11D/4 | unused, PULL:DOWN | | | PL11D | | | |
| PL12C/4 | unused, PULL:DOWN | | | PL12C | | | |
| PL12D/4 | unused, PULL:DOWN | | | PL12D | | | |
| PL15C/4 | unused, PULL:DOWN | | | PL15C | | | |
| PL15D/4 | unused, PULL:DOWN | | | PL15D | | | |
| PL16A/4 | unused, PULL:DOWN | | | PL16A | | | |
| PL16B/4 | unused, PULL:DOWN | | | PL16B | | | |
| PL16C/4 | unused, PULL:DOWN | | | PL16C | | | |
| PL16D/4 | unused, PULL:DOWN | | | PL16D | | | |
| PL17C/4 | unused, PULL:DOWN | | | PL17C | | | |
| PL17D/4 | unused, PULL:DOWN | | | PL17D | | | |
| PL18A/3 | unused, PULL:DOWN | | | PL18A | | | |
| PL18B/3 | unused, PULL:DOWN | | | PL18B | | | |
| PL18C/3 | unused, PULL:DOWN | | | PL18C | | | |
| PL18D/3 | unused, PULL:DOWN | | | PL18D | | | |
| PL19C/3 | unused, PULL:DOWN | | | PL19C | | | |
| PL19D/3 | unused, PULL:DOWN | | | PL19D | | | |
| PL21A/3 | unused, PULL:DOWN | | | PL21A | | | |
| PL21B/3 | unused, PULL:DOWN | | | PL21B | | | |
| PL21C/3 | unused, PULL:DOWN | | | PL21C | | | |
| PL21D/3 | unused, PULL:DOWN | | | PL21D | | | |
| PL22C/3 | unused, PULL:DOWN | | | PL22C | | | |
| PL22D/3 | unused, PULL:DOWN | | | PL22D | | | |
| PL23A/3 | unused, PULL:DOWN | | | PL23A | | | |
| PL23B/3 | unused, PULL:DOWN | | | PL23B | | | |
| PL23C/3 | unused, PULL:DOWN | | | PL23C | | | |
| PL24C/3 | unused, PULL:DOWN | | | PL24C | | | |
| PL24D/3 | unused, PULL:DOWN | | | PL24D | | | |
| PL25C/3 | unused, PULL:DOWN | | | PL25C | | | |
| PL25D/3 | unused, PULL:DOWN | | | PL25D | | | |
| PR2C/1 | unused, PULL:DOWN | | | PR2C | | | |
| PR2D/1 | unused, PULL:DOWN | | | PR2D | | | |
| PR3C/1 | unused, PULL:DOWN | | | PR3C | | | |
| PR3D/1 | unused, PULL:DOWN | | | PR3D | | | |
| PR4A/1 | unused, PULL:DOWN | | | PR4A | | | |
| PR4B/1 | unused, PULL:DOWN | | | PR4B | | | |
| PR4D/1 | unused, PULL:DOWN | | | PR4D | | | |
| PR5C/1 | unused, PULL:DOWN | | | PR5C | | | |
| PR5D/1 | unused, PULL:DOWN | | | PR5D | | | |
| PR6A/1 | unused, PULL:DOWN | | | PR6A | | | |
| PR6B/1 | unused, PULL:DOWN | | | PR6B | | | |
| PR6C/1 | unused, PULL:DOWN | | | PR6C | | | |
| PR6D/1 | unused, PULL:DOWN | | | PR6D | | | |
| PR7C/1 | unused, PULL:DOWN | | | PR7C | | | |
| PR7D/1 | unused, PULL:DOWN | | | PR7D | | | |
| PR8A/1 | unused, PULL:DOWN | | | PR8A | | | |
| PR8B/1 | unused, PULL:DOWN | | | PR8B | | | |
| PR8C/1 | unused, PULL:DOWN | | | PR8C | | | |
| PR8D/1 | unused, PULL:DOWN | | | PR8D | | | |
| PR9C/1 | unused, PULL:DOWN | | | PR9C | | | |
| PR9D/1 | unused, PULL:DOWN | | | PR9D | | | |
| PR10A/1 | unused, PULL:DOWN | | | PR10A | | | |
| PR10B/1 | unused, PULL:DOWN | | | PR10B | | | |
| PR10C/1 | unused, PULL:DOWN | | | PR10C | | | |
| PR10D/1 | unused, PULL:DOWN | | | PR10D | | | |
| PR11C/1 | unused, PULL:DOWN | | | PR11C | | | |
| PR11D/1 | unused, PULL:DOWN | | | PR11D | | | |
| PR12C/1 | unused, PULL:DOWN | | | PR12C | | | |
| PR12D/1 | unused, PULL:DOWN | | | PR12D | | | |
| PR15C/1 | unused, PULL:DOWN | | | PR15C | | | |
| PR15D/1 | unused, PULL:DOWN | | | PR15D | | | |
| PR16C/1 | unused, PULL:DOWN | | | PR16C | | | |
| PR16D/1 | unused, PULL:DOWN | | | PR16D | | | |
| PR17C/1 | unused, PULL:DOWN | | | PR17C | | | |
| PR17D/1 | unused, PULL:DOWN | | | PR17D | | | |
| PR18C/1 | unused, PULL:DOWN | | | PR18C | | | |
| PR18D/1 | unused, PULL:DOWN | | | PR18D | | | |
| PR19A/1 | unused, PULL:DOWN | | | PR19A | | | |
| PR19B/1 | unused, PULL:DOWN | | | PR19B | | | |
| PR19C/1 | unused, PULL:DOWN | | | PR19C | DQ1 | | |
| PR19D/1 | unused, PULL:DOWN | | | PR19D | DQ1 | | |
| PR21C/1 | unused, PULL:DOWN | | | PR21C | | | |
| PR21D/1 | unused, PULL:DOWN | | | PR21D | | | |
| PR22A/1 | unused, PULL:DOWN | | | PR22A | | | |
| PR22B/1 | unused, PULL:DOWN | | | PR22B | | | |
| PR22C/1 | unused, PULL:DOWN | | | PR22C | | | |
| PR22D/1 | unused, PULL:DOWN | | | PR22D | | | |
| PR23C/1 | unused, PULL:DOWN | | | PR23C | | | |
| PR23D/1 | unused, PULL:DOWN | | | PR23D | | | |
| PR24C/1 | unused, PULL:DOWN | | | PR24C | | | |
| PR24D/1 | unused, PULL:DOWN | | | PR24D | | | |
| PR25A/1 | unused, PULL:DOWN | | | PR25A | | | |
| PR25B/1 | unused, PULL:DOWN | | | PR25B | | | |
| PR25C/1 | unused, PULL:DOWN | | | PR25C | | | |
| PR25D/1 | unused, PULL:DOWN | | | PR25D | | | |
| PT9C/0 | unused, PULL:DOWN | | | PT9C | | | |
| PT9D/0 | unused, PULL:DOWN | | | PT9D | | | |
| PT10C/0 | unused, PULL:DOWN | | | PT10C | | | |
| PT10D/0 | unused, PULL:DOWN | | | PT10D | | | |
| PT11C/0 | unused, PULL:DOWN | | | PT11C | | | |
| PT11D/0 | unused, PULL:DOWN | | | PT11D | | | |
| PT12A/0 | unused, PULL:DOWN | | | PT12A | | | |
| PT12B/0 | unused, PULL:DOWN | | | PT12B | | | |
| PT12C/0 | unused, PULL:DOWN | | | PT12C | | | |
| PT12D/0 | unused, PULL:DOWN | | | PT12D | | | |
| PT13A/0 | unused, PULL:DOWN | | | PT13A | | | |
| PT13B/0 | unused, PULL:DOWN | | | PT13B | | | |
| PT13C/0 | unused, PULL:DOWN | | | PT13C | | | |
| PT13D/0 | unused, PULL:DOWN | | | PT13D | | | |
| PT14A/0 | unused, PULL:DOWN | | | PT14A | | | |
| PT14B/0 | unused, PULL:DOWN | | | PT14B | | | |
| PT15C/0 | unused, PULL:DOWN | | | PT15C | | | |
| PT15D/0 | unused, PULL:DOWN | | | PT15D | | | |
| PT16A/0 | unused, PULL:DOWN | | | PT16A | | | |
| PT16B/0 | unused, PULL:DOWN | | | PT16B | | | |
| PT16C/0 | unused, PULL:DOWN | | | PT16C | | | |
| PT16D/0 | unused, PULL:DOWN | | | PT16D | | | |
| PT17A/0 | unused, PULL:DOWN | | | PT17A | | | |
| PT17B/0 | unused, PULL:DOWN | | | PT17B | | | |
| PT18C/0 | unused, PULL:DOWN | | | PT18C | | | |
| PT18D/0 | unused, PULL:DOWN | | | PT18D | | | |
| PT21A/0 | unused, PULL:DOWN | | | PT21A | | | |
| PT21B/0 | unused, PULL:DOWN | | | PT21B | | | |
| PT21C/0 | unused, PULL:DOWN | | | PT21C | | | |
| PT21D/0 | unused, PULL:DOWN | | | PT21D | | | |
| PT22A/0 | unused, PULL:DOWN | | | PT22A | | | |
| PT22B/0 | unused, PULL:DOWN | | | PT22B | | | |
| PT25C/0 | unused, PULL:DOWN | | | PT25C | | | |
| PT25D/0 | unused, PULL:DOWN | | | PT25D | | | |
| PT26A/0 | unused, PULL:DOWN | | | PT26A | | | |
| PT26B/0 | unused, PULL:DOWN | | | PT26B | | | |
| PT26C/0 | unused, PULL:DOWN | | | PT26C | | | |
| PT26D/0 | unused, PULL:DOWN | | | PT26D | | | |
| PT27A/0 | unused, PULL:DOWN | | | PT27A | | | |
| PT27B/0 | unused, PULL:DOWN | | | PT27B | | | |
| PT28C/0 | unused, PULL:DOWN | | | PT28C | | | |
| PT28D/0 | unused, PULL:DOWN | | | PT28D | | | |
| PT32A/0 | unused, PULL:DOWN | | | PT32A | | | |
| PT32B/0 | unused, PULL:DOWN | | | PT32B | | | |
| PT32C/0 | unused, PULL:DOWN | | | PT32C | | | |
| PT32D/0 | unused, PULL:DOWN | | | PT32D | | | |
| PT33C/0 | unused, PULL:DOWN | | | PT33C | | | |
| PT33D/0 | unused, PULL:DOWN | | | PT33D | | | |
| PT34A/0 | unused, PULL:DOWN | | | PT34A | | | |
| PT34B/0 | unused, PULL:DOWN | | | PT34B | | | |
| PT34C/0 | unused, PULL:DOWN | | | PT34C | | | |
| PT34D/0 | unused, PULL:DOWN | | | PT34D | | | |
| PT35C/0 | unused, PULL:DOWN | | | PT35C | | | |
| PT35D/0 | unused, PULL:DOWN | | | PT35D | | | |
| PT36A/0 | unused, PULL:DOWN | | | PT36A | | | |
| PT36B/0 | unused, PULL:DOWN | | | PT36B | | | |
+----------+-----------------------+------------+---------------+--------------+----------------+-----------+-----------+
 
sysCONFIG Pins:
+----------+--------------------+--------------------+----------+-------------+-------------------+
| Pad Name | sysCONFIG Pin Name | sysCONFIG Settings | Pin/Bank | Buffer Type | Config Pull Mode |
+----------+--------------------+--------------------+----------+-------------+-------------------+
| PT17D | TMS | JTAG_PORT=ENABLE | 130/0 | | PULLUP |
| PT17C | TCK/TEST_CLK | JTAG_PORT=ENABLE | 131/0 | | NO pull up/down |
| PT14D | TDI/MD7 | JTAG_PORT=ENABLE | 136/0 | | PULLUP |
| PT14C | TDO | JTAG_PORT=ENABLE | 137/0 | | PULLUP |
+----------+--------------------+--------------------+----------+-------------+-------------------+
 
 
Locate Preferences for each Pin:
 
LOCATE COMP "addr_o[0]" SITE "45";
LOCATE COMP "addr_o[10]" SITE "52";
LOCATE COMP "addr_o[11]" SITE "57";
LOCATE COMP "addr_o[12]" SITE "67";
LOCATE COMP "addr_o[13]" SITE "62";
LOCATE COMP "addr_o[14]" SITE "70";
LOCATE COMP "addr_o[15]" SITE "110";
LOCATE COMP "addr_o[16]" SITE "71";
LOCATE COMP "addr_o[17]" SITE "109";
LOCATE COMP "addr_o[18]" SITE "69";
LOCATE COMP "addr_o[1]" SITE "49";
LOCATE COMP "addr_o[2]" SITE "50";
LOCATE COMP "addr_o[3]" SITE "55";
LOCATE COMP "addr_o[4]" SITE "56";
LOCATE COMP "addr_o[5]" SITE "59";
LOCATE COMP "addr_o[6]" SITE "60";
LOCATE COMP "addr_o[7]" SITE "65";
LOCATE COMP "addr_o[8]" SITE "61";
LOCATE COMP "addr_o[9]" SITE "58";
LOCATE COMP "blue_o" SITE "74";
LOCATE COMP "cen_o" SITE "48";
LOCATE COMP "clk40_i" SITE "27";
LOCATE COMP "cpuclk_o" SITE "47";
LOCATE COMP "data_io[0]" SITE "132";
LOCATE COMP "data_io[1]" SITE "138";
LOCATE COMP "data_io[2]" SITE "140";
LOCATE COMP "data_io[3]" SITE "142";
LOCATE COMP "data_io[4]" SITE "143";
LOCATE COMP "data_io[5]" SITE "141";
LOCATE COMP "data_io[6]" SITE "139";
LOCATE COMP "data_io[7]" SITE "133";
LOCATE COMP "green_o" SITE "76";
LOCATE COMP "hsync_o" SITE "73";
LOCATE COMP "laddr_o[0]" SITE "11";
LOCATE COMP "laddr_o[1]" SITE "12";
LOCATE COMP "laddr_o[2]" SITE "13";
LOCATE COMP "laddr_o[3]" SITE "14";
LOCATE COMP "laddr_o[4]" SITE "19";
LOCATE COMP "laddr_o[5]" SITE "20";
LOCATE COMP "lcen_o" SITE "23";
LOCATE COMP "ldata_io[0]" SITE "1";
LOCATE COMP "ldata_io[1]" SITE "2";
LOCATE COMP "ldata_io[2]" SITE "3";
LOCATE COMP "ldata_io[3]" SITE "4";
LOCATE COMP "ldata_io[4]" SITE "5";
LOCATE COMP "ldata_io[5]" SITE "6";
LOCATE COMP "ldata_io[6]" SITE "9";
LOCATE COMP "ldata_io[7]" SITE "10";
LOCATE COMP "leds_o[0]" SITE "97";
LOCATE COMP "leds_o[1]" SITE "98";
LOCATE COMP "leds_o[2]" SITE "99";
LOCATE COMP "leds_o[3]" SITE "100";
LOCATE COMP "leds_o[4]" SITE "104";
LOCATE COMP "leds_o[5]" SITE "105";
LOCATE COMP "leds_o[6]" SITE "106";
LOCATE COMP "leds_o[7]" SITE "107";
LOCATE COMP "loen_o" SITE "25";
LOCATE COMP "lwen_o" SITE "24";
LOCATE COMP "oen_o" SITE "54";
LOCATE COMP "red_o" SITE "78";
LOCATE COMP "reset_o" SITE "22";
LOCATE COMP "state_o[0]" SITE "26";
LOCATE COMP "state_o[1]" SITE "28";
LOCATE COMP "state_o[2]" SITE "32";
LOCATE COMP "state_o[3]" SITE "33";
LOCATE COMP "state_o[4]" SITE "34";
LOCATE COMP "state_o[5]" SITE "35";
LOCATE COMP "vsync_o" SITE "75";
LOCATE COMP "wen_o" SITE "112";
 
 
 
 
 
PAR: Place And Route Diamond (64-bit) 2.2.0.101.
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp. All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc. All rights reserved.
Copyright (c) 2001 Agere Systems All rights reserved.
Copyright (c) 2002-2013 Lattice Semiconductor Corporation, All rights reserved.
Thu Feb 6 15:35:45 2014
 
PAD Specification File
***************************
 
PART TYPE: LCMXO2-7000HE
Performance Grade: 4
PACKAGE: TQFP144
Package Status: Final Version 1.36
 
Sun Jul 06 07:47:07 2014
 
Pinout by Port Name:
+-------------+----------+---------------+-------+-----------+-----------+----------------------------------------------------------+
| Port Name | Pin/Bank | Buffer Type | Site | PG Enable | BC Enable | Properties |
+-------------+----------+---------------+-------+-----------+-----------+----------------------------------------------------------+
| addr_o[0] | 45/2 | LVCMOS25_OUT | PB12B | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| addr_o[10] | 52/2 | LVCMOS25_OUT | PB18A | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| addr_o[11] | 57/2 | LVCMOS25_OUT | PB26A | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| addr_o[12] | 67/2 | LVCMOS25_OUT | PB35B | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| addr_o[13] | 62/2 | LVCMOS25_OUT | PB31B | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| addr_o[14] | 70/2 | LVCMOS25_OUT | PB38A | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| addr_o[15] | 110/0 | LVCMOS25_OUT | PT36C | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| addr_o[16] | 71/2 | LVCMOS25_OUT | PB38B | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| addr_o[17] | 109/0 | LVCMOS25_OUT | PT36D | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| addr_o[18] | 69/2 | LVCMOS25_OUT | PB37B | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| addr_o[1] | 49/2 | LVCMOS25_OUT | PB16A | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| addr_o[2] | 50/2 | LVCMOS25_OUT | PB16B | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| addr_o[3] | 55/2 | LVCMOS25_OUT | PB23A | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| addr_o[4] | 56/2 | LVCMOS25_OUT | PB23B | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| addr_o[5] | 59/2 | LVCMOS25_OUT | PB29A | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| addr_o[6] | 60/2 | LVCMOS25_OUT | PB29B | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| addr_o[7] | 65/2 | LVCMOS25_OUT | PB35A | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| addr_o[8] | 61/2 | LVCMOS25_OUT | PB31A | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| addr_o[9] | 58/2 | LVCMOS25_OUT | PB26B | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| blue_o | 74/1 | LVCMOS25_OUT | PR24A | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| cen_o | 48/2 | LVCMOS25_OUT | PB13B | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| clk40_i | 27/3 | LVCMOS25_IN | PL22A | | | PULL:DOWN CLAMP:ON HYSTERESIS:SMALL |
| cpuclk_o | 47/2 | LVCMOS25_OUT | PB13A | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| data_io[0] | 132/0 | LVCMOS25_BIDI | PT15B | | | DRIVE:8mA PULL:DOWN CLAMP:ON HYSTERESIS:SMALL SLEW:SLOW |
| data_io[1] | 138/0 | LVCMOS25_BIDI | PT11B | | | DRIVE:8mA PULL:DOWN CLAMP:ON HYSTERESIS:SMALL SLEW:SLOW |
| data_io[2] | 140/0 | LVCMOS25_BIDI | PT10B | | | DRIVE:8mA PULL:DOWN CLAMP:ON HYSTERESIS:SMALL SLEW:SLOW |
| data_io[3] | 142/0 | LVCMOS25_BIDI | PT9B | | | DRIVE:8mA PULL:DOWN CLAMP:ON HYSTERESIS:SMALL SLEW:SLOW |
| data_io[4] | 143/0 | LVCMOS25_BIDI | PT9A | | | DRIVE:8mA PULL:DOWN CLAMP:ON HYSTERESIS:SMALL SLEW:SLOW |
| data_io[5] | 141/0 | LVCMOS25_BIDI | PT10A | | | DRIVE:8mA PULL:DOWN CLAMP:ON HYSTERESIS:SMALL SLEW:SLOW |
| data_io[6] | 139/0 | LVCMOS25_BIDI | PT11A | | | DRIVE:8mA PULL:DOWN CLAMP:ON HYSTERESIS:SMALL SLEW:SLOW |
| data_io[7] | 133/0 | LVCMOS25_BIDI | PT15A | | | DRIVE:8mA PULL:DOWN CLAMP:ON HYSTERESIS:SMALL SLEW:SLOW |
| green_o | 76/1 | LVCMOS25_OUT | PR23A | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| hsync_o | 73/1 | LVCMOS25_OUT | PR24B | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| laddr_o[0] | 11/5 | LVCMOS25_OUT | PL9A | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| laddr_o[1] | 12/5 | LVCMOS25_OUT | PL9B | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| laddr_o[2] | 13/4 | LVCMOS25_OUT | PL10A | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| laddr_o[3] | 14/4 | LVCMOS25_OUT | PL10B | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| laddr_o[4] | 19/4 | LVCMOS25_OUT | PL12A | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| laddr_o[5] | 20/4 | LVCMOS25_OUT | PL12B | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| lcen_o | 23/4 | LVCMOS25_OUT | PL17A | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| ldata_io[0] | 1/5 | LVCMOS25_OUT | PL3A | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| ldata_io[1] | 2/5 | LVCMOS25_OUT | PL3B | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| ldata_io[2] | 3/5 | LVCMOS25_OUT | PL4A | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| ldata_io[3] | 4/5 | LVCMOS25_OUT | PL4B | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| ldata_io[4] | 5/5 | LVCMOS25_OUT | PL6A | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| ldata_io[5] | 6/5 | LVCMOS25_OUT | PL6B | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| ldata_io[6] | 9/5 | LVCMOS25_OUT | PL8A | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| ldata_io[7] | 10/5 | LVCMOS25_OUT | PL8B | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| leds_o[0] | 97/1 | LVCMOS25_OUT | PR7B | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| leds_o[1] | 98/1 | LVCMOS25_OUT | PR7A | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| leds_o[2] | 99/1 | LVCMOS25_OUT | PR5B | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| leds_o[3] | 100/1 | LVCMOS25_OUT | PR5A | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| leds_o[4] | 104/1 | LVCMOS25_OUT | PR3B | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| leds_o[5] | 105/1 | LVCMOS25_OUT | PR3A | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| leds_o[6] | 106/1 | LVCMOS25_OUT | PR2B | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| leds_o[7] | 107/1 | LVCMOS25_OUT | PR2A | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| loen_o | 25/3 | LVCMOS25_OUT | PL19A | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| lwen_o | 24/4 | LVCMOS25_OUT | PL17B | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| oen_o | 54/2 | LVCMOS25_OUT | PB18B | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| red_o | 78/1 | LVCMOS25_OUT | PR21A | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| reset_o | 22/4 | LVCMOS25_OUT | PL15B | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| state_o[0] | 26/3 | LVCMOS25_OUT | PL19B | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| state_o[1] | 28/3 | LVCMOS25_OUT | PL22B | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| state_o[2] | 32/3 | LVCMOS25_OUT | PL24A | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| state_o[3] | 33/3 | LVCMOS25_OUT | PL24B | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| state_o[4] | 34/3 | LVCMOS25_OUT | PL25A | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| state_o[5] | 35/3 | LVCMOS25_OUT | PL25B | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| vsync_o | 75/1 | LVCMOS25_OUT | PR23B | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
| wen_o | 112/0 | LVCMOS25_OUT | PT35A | | | DRIVE:8mA PULL:DOWN SLEW:SLOW |
+-------------+----------+---------------+-------+-----------+-----------+----------------------------------------------------------+
 
Vccio by Bank:
+------+-------+
| Bank | Vccio |
+------+-------+
| 0 | 2.5V |
| 1 | 2.5V |
| 2 | 2.5V |
| 3 | 2.5V |
| 4 | 2.5V |
| 5 | 2.5V |
+------+-------+
 
Vref by Bank:
+------+-----+-----------------+---------+
| Vref | Pin | Bank # / Vref # | Load(s) |
+------+-----+-----------------+---------+
+------+-----+-----------------+---------+
 
Pinout by Pin Number:
+----------+-----------------------+------------+---------------+--------------+----------------+-----------+-----------+
| Pin/Bank | Pin Info | Preference | Buffer Type | Site | Dual Function | PG Enable | BC Enable |
+----------+-----------------------+------------+---------------+--------------+----------------+-----------+-----------+
| 1/5 | ldata_io[0] | LOCATED | LVCMOS25_OUT | PL3A | L_GPLLT_FB | | |
| 2/5 | ldata_io[1] | LOCATED | LVCMOS25_OUT | PL3B | L_GPLLC_FB | | |
| 3/5 | ldata_io[2] | LOCATED | LVCMOS25_OUT | PL4A | L_GPLLT_IN | | |
| 4/5 | ldata_io[3] | LOCATED | LVCMOS25_OUT | PL4B | L_GPLLC_IN | | |
| 5/5 | ldata_io[4] | LOCATED | LVCMOS25_OUT | PL6A | PCLKT5_0 | | |
| 6/5 | ldata_io[5] | LOCATED | LVCMOS25_OUT | PL6B | PCLKC5_0 | | |
| 9/5 | ldata_io[6] | LOCATED | LVCMOS25_OUT | PL8A | | | |
| 10/5 | ldata_io[7] | LOCATED | LVCMOS25_OUT | PL8B | | | |
| 11/5 | laddr_o[0] | LOCATED | LVCMOS25_OUT | PL9A | | | |
| 12/5 | laddr_o[1] | LOCATED | LVCMOS25_OUT | PL9B | | | |
| 13/4 | laddr_o[2] | LOCATED | LVCMOS25_OUT | PL10A | | | |
| 14/4 | laddr_o[3] | LOCATED | LVCMOS25_OUT | PL10B | | | |
| 15/4 | unused, PULL:DOWN | | | PL11A | | | |
| 17/4 | unused, PULL:DOWN | | | PL11B | | | |
| 19/4 | laddr_o[4] | LOCATED | LVCMOS25_OUT | PL12A | PCLKT4_0 | | |
| 20/4 | laddr_o[5] | LOCATED | LVCMOS25_OUT | PL12B | PCLKC4_0 | | |
| 21/4 | unused, PULL:DOWN | | | PL15A | | | |
| 22/4 | reset_o | LOCATED | LVCMOS25_OUT | PL15B | | | |
| 23/4 | lcen_o | LOCATED | LVCMOS25_OUT | PL17A | | | |
| 24/4 | lwen_o | LOCATED | LVCMOS25_OUT | PL17B | | | |
| 25/3 | loen_o | LOCATED | LVCMOS25_OUT | PL19A | | | |
| 26/3 | state_o[0] | LOCATED | LVCMOS25_OUT | PL19B | | | |
| 27/3 | clk40_i | LOCATED | LVCMOS25_IN | PL22A | PCLKT3_0 | | |
| 28/3 | state_o[1] | LOCATED | LVCMOS25_OUT | PL22B | PCLKC3_0 | | |
| 31/3 | unused, PULL:DOWN | | | PL23D | | | |
| 32/3 | state_o[2] | LOCATED | LVCMOS25_OUT | PL24A | | | |
| 33/3 | state_o[3] | LOCATED | LVCMOS25_OUT | PL24B | | | |
| 34/3 | state_o[4] | LOCATED | LVCMOS25_OUT | PL25A | | | |
| 35/3 | state_o[5] | LOCATED | LVCMOS25_OUT | PL25B | | | |
| 38/2 | unused, PULL:DOWN | | | PB4A | | | |
| 39/2 | unused, PULL:DOWN | | | PB4B | | | |
| 40/2 | unused, PULL:DOWN | | | PB6A | CSSPIN | | |
| 41/2 | unused, PULL:DOWN | | | PB6B | | | |
| 42/2 | unused, PULL:DOWN | | | PB9A | | | |
| 43/2 | unused, PULL:DOWN | | | PB9B | | | |
| 44/2 | unused, PULL:DOWN | | | PB12A | MCLK/CCLK | | |
| 45/2 | addr_o[0] | LOCATED | LVCMOS25_OUT | PB12B | SO/SPISO | | |
| 47/2 | cpuclk_o | | LVCMOS25_OUT | PB13A | | | |
| 48/2 | cen_o | LOCATED | LVCMOS25_OUT | PB13B | | | |
| 49/2 | addr_o[1] | LOCATED | LVCMOS25_OUT | PB16A | PCLKT2_0 | | |
| 50/2 | addr_o[2] | LOCATED | LVCMOS25_OUT | PB16B | PCLKC2_0 | | |
| 52/2 | addr_o[10] | LOCATED | LVCMOS25_OUT | PB18A | | | |
| 54/2 | oen_o | LOCATED | LVCMOS25_OUT | PB18B | | | |
| 55/2 | addr_o[3] | LOCATED | LVCMOS25_OUT | PB23A | PCLKT2_1 | | |
| 56/2 | addr_o[4] | LOCATED | LVCMOS25_OUT | PB23B | PCLKC2_1 | | |
| 57/2 | addr_o[11] | LOCATED | LVCMOS25_OUT | PB26A | | | |
| 58/2 | addr_o[9] | LOCATED | LVCMOS25_OUT | PB26B | | | |
| 59/2 | addr_o[5] | LOCATED | LVCMOS25_OUT | PB29A | | | |
| 60/2 | addr_o[6] | LOCATED | LVCMOS25_OUT | PB29B | | | |
| 61/2 | addr_o[8] | LOCATED | LVCMOS25_OUT | PB31A | | | |
| 62/2 | addr_o[13] | LOCATED | LVCMOS25_OUT | PB31B | | | |
| 63/2 | unused, PULL:DOWN | | | PB31D | | | |
| 65/2 | addr_o[7] | LOCATED | LVCMOS25_OUT | PB35A | | | |
| 67/2 | addr_o[12] | LOCATED | LVCMOS25_OUT | PB35B | | | |
| 68/2 | unused, PULL:DOWN | | | PB37A | | | |
| 69/2 | addr_o[18] | LOCATED | LVCMOS25_OUT | PB37B | | | |
| 70/2 | addr_o[14] | LOCATED | LVCMOS25_OUT | PB38A | SN | | |
| 71/2 | addr_o[16] | LOCATED | LVCMOS25_OUT | PB38B | SI/SISPI | | |
| 73/1 | hsync_o | LOCATED | LVCMOS25_OUT | PR24B | DQ1 | | |
| 74/1 | blue_o | LOCATED | LVCMOS25_OUT | PR24A | DQ1 | | |
| 75/1 | vsync_o | LOCATED | LVCMOS25_OUT | PR23B | DQ1 | | |
| 76/1 | green_o | LOCATED | LVCMOS25_OUT | PR23A | DQ1 | | |
| 77/1 | unused, PULL:DOWN | | | PR21B | DQ1 | | |
| 78/1 | red_o | LOCATED | LVCMOS25_OUT | PR21A | DQ1 | | |
| 81/1 | unused, PULL:DOWN | | | PR18B | DQ1 | | |
| 82/1 | unused, PULL:DOWN | | | PR18A | DQ1 | | |
| 83/1 | unused, PULL:DOWN | | | PR17B | DQ1 | | |
| 84/1 | unused, PULL:DOWN | | | PR17A | DQ1 | | |
| 85/1 | unused, PULL:DOWN | | | PR16B | DQS1N | | |
| 86/1 | unused, PULL:DOWN | | | PR16A | DQS1 | | |
| 87/1 | unused, PULL:DOWN | | | PR15B | | | |
| 89/1 | unused, PULL:DOWN | | | PR15A | | | |
| 91/1 | unused, PULL:DOWN | | | PR12B | PCLKC1_0/DQ0 | | |
| 92/1 | unused, PULL:DOWN | | | PR12A | PCLKT1_0/DQ0 | | |
| 93/1 | unused, PULL:DOWN | | | PR11B | DQS0N | | |
| 94/1 | unused, PULL:DOWN | | | PR11A | DQS0 | | |
| 95/1 | unused, PULL:DOWN | | | PR9B | DQ0 | | |
| 96/1 | unused, PULL:DOWN | | | PR9A | DQ0 | | |
| 97/1 | leds_o[0] | LOCATED | LVCMOS25_OUT | PR7B | DQ0 | | |
| 98/1 | leds_o[1] | LOCATED | LVCMOS25_OUT | PR7A | DQ0 | | |
| 99/1 | leds_o[2] | LOCATED | LVCMOS25_OUT | PR5B | DQ0 | | |
| 100/1 | leds_o[3] | LOCATED | LVCMOS25_OUT | PR5A | DQ0 | | |
| 103/1 | unused, PULL:DOWN | | | PR4C | | | |
| 104/1 | leds_o[4] | LOCATED | LVCMOS25_OUT | PR3B | R_GPLLC_IN/DQ0 | | |
| 105/1 | leds_o[5] | LOCATED | LVCMOS25_OUT | PR3A | R_GPLLT_IN/DQ0 | | |
| 106/1 | leds_o[6] | LOCATED | LVCMOS25_OUT | PR2B | R_GPLLC_FB/DQ0 | | |
| 107/1 | leds_o[7] | LOCATED | LVCMOS25_OUT | PR2A | R_GPLLT_FB/DQ0 | | |
| 109/0 | addr_o[17] | LOCATED | LVCMOS25_OUT | PT36D | DONE | | |
| 110/0 | addr_o[15] | LOCATED | LVCMOS25_OUT | PT36C | INITN | | |
| 111/0 | unused, PULL:DOWN | | | PT35B | | | |
| 112/0 | wen_o | LOCATED | LVCMOS25_OUT | PT35A | | | |
| 113/0 | unused, PULL:DOWN | | | PT33B | | | |
| 114/0 | unused, PULL:DOWN | | | PT33A | | | |
| 115/0 | unused, PULL:DOWN | | | PT28B | | | |
| 117/0 | unused, PULL:DOWN | | | PT28A | | | |
| 119/0 | unused, PULL:DOWN | | | PT27D | PROGRAMN | | |
| 120/0 | unused, PULL:DOWN | | | PT27C | JTAGENB | | |
| 121/0 | unused, PULL:DOWN | | | PT25B | | | |
| 122/0 | unused, PULL:DOWN | | | PT25A | | | |
| 125/0 | unused, PULL:DOWN | | | PT22D | SDA/PCLKC0_0 | | |
| 126/0 | unused, PULL:DOWN | | | PT22C | SCL/PCLKT0_0 | | |
| 127/0 | unused, PULL:DOWN | | | PT18B | PCLKC0_1 | | |
| 128/0 | unused, PULL:DOWN | | | PT18A | PCLKT0_1 | | |
| 130/0 | Reserved: sysCONFIG | | | TMS | TMS | | |
| 131/0 | Reserved: sysCONFIG | | | TCK/TEST_CLK | TCK | | |
| 132/0 | data_io[0] | LOCATED | LVCMOS25_BIDI | PT15B | | | |
| 133/0 | data_io[7] | LOCATED | LVCMOS25_BIDI | PT15A | | | |
| 136/0 | Reserved: sysCONFIG | | | TDI | TDI | | |
| 137/0 | Reserved: sysCONFIG | | | TDO | TDO | | |
| 138/0 | data_io[1] | LOCATED | LVCMOS25_BIDI | PT11B | | | |
| 139/0 | data_io[6] | LOCATED | LVCMOS25_BIDI | PT11A | | | |
| 140/0 | data_io[2] | LOCATED | LVCMOS25_BIDI | PT10B | | | |
| 141/0 | data_io[5] | LOCATED | LVCMOS25_BIDI | PT10A | | | |
| 142/0 | data_io[3] | LOCATED | LVCMOS25_BIDI | PT9B | | | |
| 143/0 | data_io[4] | LOCATED | LVCMOS25_BIDI | PT9A | | | |
| PB4C/2 | unused, PULL:DOWN | | | PB4C | | | |
| PB4D/2 | unused, PULL:DOWN | | | PB4D | | | |
| PB6C/2 | unused, PULL:DOWN | | | PB6C | | | |
| PB6D/2 | unused, PULL:DOWN | | | PB6D | | | |
| PB7A/2 | unused, PULL:DOWN | | | PB7A | | | |
| PB7B/2 | unused, PULL:DOWN | | | PB7B | | | |
| PB7C/2 | unused, PULL:DOWN | | | PB7C | | | |
| PB7D/2 | unused, PULL:DOWN | | | PB7D | | | |
| PB9C/2 | unused, PULL:DOWN | | | PB9C | | | |
| PB9D/2 | unused, PULL:DOWN | | | PB9D | | | |
| PB10A/2 | unused, PULL:DOWN | | | PB10A | | | |
| PB10B/2 | unused, PULL:DOWN | | | PB10B | | | |
| PB10C/2 | unused, PULL:DOWN | | | PB10C | | | |
| PB10D/2 | unused, PULL:DOWN | | | PB10D | | | |
| PB12C/2 | unused, PULL:DOWN | | | PB12C | | | |
| PB12D/2 | unused, PULL:DOWN | | | PB12D | | | |
| PB13C/2 | unused, PULL:DOWN | | | PB13C | | | |
| PB13D/2 | unused, PULL:DOWN | | | PB13D | | | |
| PB15A/2 | unused, PULL:DOWN | | | PB15A | | | |
| PB15B/2 | unused, PULL:DOWN | | | PB15B | | | |
| PB15C/2 | unused, PULL:DOWN | | | PB15C | | | |
| PB15D/2 | unused, PULL:DOWN | | | PB15D | | | |
| PB16C/2 | unused, PULL:DOWN | | | PB16C | | | |
| PB16D/2 | unused, PULL:DOWN | | | PB16D | | | |
| PB18C/2 | unused, PULL:DOWN | | | PB18C | | | |
| PB18D/2 | unused, PULL:DOWN | | | PB18D | | | |
| PB21A/2 | unused, PULL:DOWN | | | PB21A | | | |
| PB21B/2 | unused, PULL:DOWN | | | PB21B | | | |
| PB21C/2 | unused, PULL:DOWN | | | PB21C | | | |
| PB21D/2 | unused, PULL:DOWN | | | PB21D | | | |
| PB23C/2 | unused, PULL:DOWN | | | PB23C | | | |
| PB23D/2 | unused, PULL:DOWN | | | PB23D | | | |
| PB26C/2 | unused, PULL:DOWN | | | PB26C | | | |
| PB26D/2 | unused, PULL:DOWN | | | PB26D | | | |
| PB28A/2 | unused, PULL:DOWN | | | PB28A | | | |
| PB28B/2 | unused, PULL:DOWN | | | PB28B | | | |
| PB28C/2 | unused, PULL:DOWN | | | PB28C | | | |
| PB28D/2 | unused, PULL:DOWN | | | PB28D | | | |
| PB29C/2 | unused, PULL:DOWN | | | PB29C | | | |
| PB29D/2 | unused, PULL:DOWN | | | PB29D | | | |
| PB31C/2 | unused, PULL:DOWN | | | PB31C | | | |
| PB32A/2 | unused, PULL:DOWN | | | PB32A | | | |
| PB32B/2 | unused, PULL:DOWN | | | PB32B | | | |
| PB32C/2 | unused, PULL:DOWN | | | PB32C | | | |
| PB32D/2 | unused, PULL:DOWN | | | PB32D | | | |
| PB34A/2 | unused, PULL:DOWN | | | PB34A | | | |
| PB34B/2 | unused, PULL:DOWN | | | PB34B | | | |
| PB34C/2 | unused, PULL:DOWN | | | PB34C | | | |
| PB34D/2 | unused, PULL:DOWN | | | PB34D | | | |
| PB35C/2 | unused, PULL:DOWN | | | PB35C | | | |
| PB35D/2 | unused, PULL:DOWN | | | PB35D | | | |
| PB37C/2 | unused, PULL:DOWN | | | PB37C | | | |
| PB37D/2 | unused, PULL:DOWN | | | PB37D | | | |
| PB38C/2 | unused, PULL:DOWN | | | PB38C | | | |
| PB38D/2 | unused, PULL:DOWN | | | PB38D | | | |
| PL2A/5 | unused, PULL:DOWN | | | PL2A | | | |
| PL2B/5 | unused, PULL:DOWN | | | PL2B | | | |
| PL2C/5 | unused, PULL:DOWN | | | PL2C | | | |
| PL2D/5 | unused, PULL:DOWN | | | PL2D | | | |
| PL3C/5 | unused, PULL:DOWN | | | PL3C | | | |
| PL3D/5 | unused, PULL:DOWN | | | PL3D | | | |
| PL4C/5 | unused, PULL:DOWN | | | PL4C | | | |
| PL4D/5 | unused, PULL:DOWN | | | PL4D | | | |
| PL5A/5 | unused, PULL:DOWN | | | PL5A | | | |
| PL5B/5 | unused, PULL:DOWN | | | PL5B | | | |
| PL5C/5 | unused, PULL:DOWN | | | PL5C | | | |
| PL5D/5 | unused, PULL:DOWN | | | PL5D | | | |
| PL6C/5 | unused, PULL:DOWN | | | PL6C | | | |
| PL6D/5 | unused, PULL:DOWN | | | PL6D | | | |
| PL7A/5 | unused, PULL:DOWN | | | PL7A | | | |
| PL7B/5 | unused, PULL:DOWN | | | PL7B | | | |
| PL7C/5 | unused, PULL:DOWN | | | PL7C | | | |
| PL7D/5 | unused, PULL:DOWN | | | PL7D | | | |
| PL8C/5 | unused, PULL:DOWN | | | PL8C | | | |
| PL8D/5 | unused, PULL:DOWN | | | PL8D | | | |
| PL9C/5 | unused, PULL:DOWN | | | PL9C | | | |
| PL9D/5 | unused, PULL:DOWN | | | PL9D | | | |
| PL10C/4 | unused, PULL:DOWN | | | PL10C | | | |
| PL10D/4 | unused, PULL:DOWN | | | PL10D | | | |
| PL11C/4 | unused, PULL:DOWN | | | PL11C | | | |
| PL11D/4 | unused, PULL:DOWN | | | PL11D | | | |
| PL12C/4 | unused, PULL:DOWN | | | PL12C | | | |
| PL12D/4 | unused, PULL:DOWN | | | PL12D | | | |
| PL15C/4 | unused, PULL:DOWN | | | PL15C | | | |
| PL15D/4 | unused, PULL:DOWN | | | PL15D | | | |
| PL16A/4 | unused, PULL:DOWN | | | PL16A | | | |
| PL16B/4 | unused, PULL:DOWN | | | PL16B | | | |
| PL16C/4 | unused, PULL:DOWN | | | PL16C | | | |
| PL16D/4 | unused, PULL:DOWN | | | PL16D | | | |
| PL17C/4 | unused, PULL:DOWN | | | PL17C | | | |
| PL17D/4 | unused, PULL:DOWN | | | PL17D | | | |
| PL18A/3 | unused, PULL:DOWN | | | PL18A | | | |
| PL18B/3 | unused, PULL:DOWN | | | PL18B | | | |
| PL18C/3 | unused, PULL:DOWN | | | PL18C | | | |
| PL18D/3 | unused, PULL:DOWN | | | PL18D | | | |
| PL19C/3 | unused, PULL:DOWN | | | PL19C | | | |
| PL19D/3 | unused, PULL:DOWN | | | PL19D | | | |
| PL21A/3 | unused, PULL:DOWN | | | PL21A | | | |
| PL21B/3 | unused, PULL:DOWN | | | PL21B | | | |
| PL21C/3 | unused, PULL:DOWN | | | PL21C | | | |
| PL21D/3 | unused, PULL:DOWN | | | PL21D | | | |
| PL22C/3 | unused, PULL:DOWN | | | PL22C | | | |
| PL22D/3 | unused, PULL:DOWN | | | PL22D | | | |
| PL23A/3 | unused, PULL:DOWN | | | PL23A | | | |
| PL23B/3 | unused, PULL:DOWN | | | PL23B | | | |
| PL23C/3 | unused, PULL:DOWN | | | PL23C | | | |
| PL24C/3 | unused, PULL:DOWN | | | PL24C | | | |
| PL24D/3 | unused, PULL:DOWN | | | PL24D | | | |
| PL25C/3 | unused, PULL:DOWN | | | PL25C | | | |
| PL25D/3 | unused, PULL:DOWN | | | PL25D | | | |
| PR2C/1 | unused, PULL:DOWN | | | PR2C | | | |
| PR2D/1 | unused, PULL:DOWN | | | PR2D | | | |
| PR3C/1 | unused, PULL:DOWN | | | PR3C | | | |
| PR3D/1 | unused, PULL:DOWN | | | PR3D | | | |
| PR4A/1 | unused, PULL:DOWN | | | PR4A | | | |
| PR4B/1 | unused, PULL:DOWN | | | PR4B | | | |
| PR4D/1 | unused, PULL:DOWN | | | PR4D | | | |
| PR5C/1 | unused, PULL:DOWN | | | PR5C | | | |
| PR5D/1 | unused, PULL:DOWN | | | PR5D | | | |
| PR6A/1 | unused, PULL:DOWN | | | PR6A | | | |
| PR6B/1 | unused, PULL:DOWN | | | PR6B | | | |
| PR6C/1 | unused, PULL:DOWN | | | PR6C | | | |
| PR6D/1 | unused, PULL:DOWN | | | PR6D | | | |
| PR7C/1 | unused, PULL:DOWN | | | PR7C | | | |
| PR7D/1 | unused, PULL:DOWN | | | PR7D | | | |
| PR8A/1 | unused, PULL:DOWN | | | PR8A | | | |
| PR8B/1 | unused, PULL:DOWN | | | PR8B | | | |
| PR8C/1 | unused, PULL:DOWN | | | PR8C | | | |
| PR8D/1 | unused, PULL:DOWN | | | PR8D | | | |
| PR9C/1 | unused, PULL:DOWN | | | PR9C | | | |
| PR9D/1 | unused, PULL:DOWN | | | PR9D | | | |
| PR10A/1 | unused, PULL:DOWN | | | PR10A | | | |
| PR10B/1 | unused, PULL:DOWN | | | PR10B | | | |
| PR10C/1 | unused, PULL:DOWN | | | PR10C | | | |
| PR10D/1 | unused, PULL:DOWN | | | PR10D | | | |
| PR11C/1 | unused, PULL:DOWN | | | PR11C | | | |
| PR11D/1 | unused, PULL:DOWN | | | PR11D | | | |
| PR12C/1 | unused, PULL:DOWN | | | PR12C | | | |
| PR12D/1 | unused, PULL:DOWN | | | PR12D | | | |
| PR15C/1 | unused, PULL:DOWN | | | PR15C | | | |
| PR15D/1 | unused, PULL:DOWN | | | PR15D | | | |
| PR16C/1 | unused, PULL:DOWN | | | PR16C | | | |
| PR16D/1 | unused, PULL:DOWN | | | PR16D | | | |
| PR17C/1 | unused, PULL:DOWN | | | PR17C | | | |
| PR17D/1 | unused, PULL:DOWN | | | PR17D | | | |
| PR18C/1 | unused, PULL:DOWN | | | PR18C | | | |
| PR18D/1 | unused, PULL:DOWN | | | PR18D | | | |
| PR19A/1 | unused, PULL:DOWN | | | PR19A | | | |
| PR19B/1 | unused, PULL:DOWN | | | PR19B | | | |
| PR19C/1 | unused, PULL:DOWN | | | PR19C | DQ1 | | |
| PR19D/1 | unused, PULL:DOWN | | | PR19D | DQ1 | | |
| PR21C/1 | unused, PULL:DOWN | | | PR21C | | | |
| PR21D/1 | unused, PULL:DOWN | | | PR21D | | | |
| PR22A/1 | unused, PULL:DOWN | | | PR22A | | | |
| PR22B/1 | unused, PULL:DOWN | | | PR22B | | | |
| PR22C/1 | unused, PULL:DOWN | | | PR22C | | | |
| PR22D/1 | unused, PULL:DOWN | | | PR22D | | | |
| PR23C/1 | unused, PULL:DOWN | | | PR23C | | | |
| PR23D/1 | unused, PULL:DOWN | | | PR23D | | | |
| PR24C/1 | unused, PULL:DOWN | | | PR24C | | | |
| PR24D/1 | unused, PULL:DOWN | | | PR24D | | | |
| PR25A/1 | unused, PULL:DOWN | | | PR25A | | | |
| PR25B/1 | unused, PULL:DOWN | | | PR25B | | | |
| PR25C/1 | unused, PULL:DOWN | | | PR25C | | | |
| PR25D/1 | unused, PULL:DOWN | | | PR25D | | | |
| PT9C/0 | unused, PULL:DOWN | | | PT9C | | | |
| PT9D/0 | unused, PULL:DOWN | | | PT9D | | | |
| PT10C/0 | unused, PULL:DOWN | | | PT10C | | | |
| PT10D/0 | unused, PULL:DOWN | | | PT10D | | | |
| PT11C/0 | unused, PULL:DOWN | | | PT11C | | | |
| PT11D/0 | unused, PULL:DOWN | | | PT11D | | | |
| PT12A/0 | unused, PULL:DOWN | | | PT12A | | | |
| PT12B/0 | unused, PULL:DOWN | | | PT12B | | | |
| PT12C/0 | unused, PULL:DOWN | | | PT12C | | | |
| PT12D/0 | unused, PULL:DOWN | | | PT12D | | | |
| PT13A/0 | unused, PULL:DOWN | | | PT13A | | | |
| PT13B/0 | unused, PULL:DOWN | | | PT13B | | | |
| PT13C/0 | unused, PULL:DOWN | | | PT13C | | | |
| PT13D/0 | unused, PULL:DOWN | | | PT13D | | | |
| PT14A/0 | unused, PULL:DOWN | | | PT14A | | | |
| PT14B/0 | unused, PULL:DOWN | | | PT14B | | | |
| PT15C/0 | unused, PULL:DOWN | | | PT15C | | | |
| PT15D/0 | unused, PULL:DOWN | | | PT15D | | | |
| PT16A/0 | unused, PULL:DOWN | | | PT16A | | | |
| PT16B/0 | unused, PULL:DOWN | | | PT16B | | | |
| PT16C/0 | unused, PULL:DOWN | | | PT16C | | | |
| PT16D/0 | unused, PULL:DOWN | | | PT16D | | | |
| PT17A/0 | unused, PULL:DOWN | | | PT17A | | | |
| PT17B/0 | unused, PULL:DOWN | | | PT17B | | | |
| PT18C/0 | unused, PULL:DOWN | | | PT18C | | | |
| PT18D/0 | unused, PULL:DOWN | | | PT18D | | | |
| PT21A/0 | unused, PULL:DOWN | | | PT21A | | | |
| PT21B/0 | unused, PULL:DOWN | | | PT21B | | | |
| PT21C/0 | unused, PULL:DOWN | | | PT21C | | | |
| PT21D/0 | unused, PULL:DOWN | | | PT21D | | | |
| PT22A/0 | unused, PULL:DOWN | | | PT22A | | | |
| PT22B/0 | unused, PULL:DOWN | | | PT22B | | | |
| PT25C/0 | unused, PULL:DOWN | | | PT25C | | | |
| PT25D/0 | unused, PULL:DOWN | | | PT25D | | | |
| PT26A/0 | unused, PULL:DOWN | | | PT26A | | | |
| PT26B/0 | unused, PULL:DOWN | | | PT26B | | | |
| PT26C/0 | unused, PULL:DOWN | | | PT26C | | | |
| PT26D/0 | unused, PULL:DOWN | | | PT26D | | | |
| PT27A/0 | unused, PULL:DOWN | | | PT27A | | | |
| PT27B/0 | unused, PULL:DOWN | | | PT27B | | | |
| PT28C/0 | unused, PULL:DOWN | | | PT28C | | | |
| PT28D/0 | unused, PULL:DOWN | | | PT28D | | | |
| PT32A/0 | unused, PULL:DOWN | | | PT32A | | | |
| PT32B/0 | unused, PULL:DOWN | | | PT32B | | | |
| PT32C/0 | unused, PULL:DOWN | | | PT32C | | | |
| PT32D/0 | unused, PULL:DOWN | | | PT32D | | | |
| PT33C/0 | unused, PULL:DOWN | | | PT33C | | | |
| PT33D/0 | unused, PULL:DOWN | | | PT33D | | | |
| PT34A/0 | unused, PULL:DOWN | | | PT34A | | | |
| PT34B/0 | unused, PULL:DOWN | | | PT34B | | | |
| PT34C/0 | unused, PULL:DOWN | | | PT34C | | | |
| PT34D/0 | unused, PULL:DOWN | | | PT34D | | | |
| PT35C/0 | unused, PULL:DOWN | | | PT35C | | | |
| PT35D/0 | unused, PULL:DOWN | | | PT35D | | | |
| PT36A/0 | unused, PULL:DOWN | | | PT36A | | | |
| PT36B/0 | unused, PULL:DOWN | | | PT36B | | | |
+----------+-----------------------+------------+---------------+--------------+----------------+-----------+-----------+
 
sysCONFIG Pins:
+----------+--------------------+--------------------+----------+-------------+-------------------+
| Pad Name | sysCONFIG Pin Name | sysCONFIG Settings | Pin/Bank | Buffer Type | Config Pull Mode |
+----------+--------------------+--------------------+----------+-------------+-------------------+
| PT17D | TMS | JTAG_PORT=ENABLE | 130/0 | | PULLUP |
| PT17C | TCK/TEST_CLK | JTAG_PORT=ENABLE | 131/0 | | NO pull up/down |
| PT14D | TDI/MD7 | JTAG_PORT=ENABLE | 136/0 | | PULLUP |
| PT14C | TDO | JTAG_PORT=ENABLE | 137/0 | | PULLUP |
+----------+--------------------+--------------------+----------+-------------+-------------------+
 
 
Locate Preferences for each Pin:
 
LOCATE COMP "addr_o[0]" SITE "45";
LOCATE COMP "addr_o[10]" SITE "52";
LOCATE COMP "addr_o[11]" SITE "57";
LOCATE COMP "addr_o[12]" SITE "67";
LOCATE COMP "addr_o[13]" SITE "62";
LOCATE COMP "addr_o[14]" SITE "70";
LOCATE COMP "addr_o[15]" SITE "110";
LOCATE COMP "addr_o[16]" SITE "71";
LOCATE COMP "addr_o[17]" SITE "109";
LOCATE COMP "addr_o[18]" SITE "69";
LOCATE COMP "addr_o[1]" SITE "49";
LOCATE COMP "addr_o[2]" SITE "50";
LOCATE COMP "addr_o[3]" SITE "55";
LOCATE COMP "addr_o[4]" SITE "56";
LOCATE COMP "addr_o[5]" SITE "59";
LOCATE COMP "addr_o[6]" SITE "60";
LOCATE COMP "addr_o[7]" SITE "65";
LOCATE COMP "addr_o[8]" SITE "61";
LOCATE COMP "addr_o[9]" SITE "58";
LOCATE COMP "blue_o" SITE "74";
LOCATE COMP "cen_o" SITE "48";
LOCATE COMP "clk40_i" SITE "27";
LOCATE COMP "cpuclk_o" SITE "47";
LOCATE COMP "data_io[0]" SITE "132";
LOCATE COMP "data_io[1]" SITE "138";
LOCATE COMP "data_io[2]" SITE "140";
LOCATE COMP "data_io[3]" SITE "142";
LOCATE COMP "data_io[4]" SITE "143";
LOCATE COMP "data_io[5]" SITE "141";
LOCATE COMP "data_io[6]" SITE "139";
LOCATE COMP "data_io[7]" SITE "133";
LOCATE COMP "green_o" SITE "76";
LOCATE COMP "hsync_o" SITE "73";
LOCATE COMP "laddr_o[0]" SITE "11";
LOCATE COMP "laddr_o[1]" SITE "12";
LOCATE COMP "laddr_o[2]" SITE "13";
LOCATE COMP "laddr_o[3]" SITE "14";
LOCATE COMP "laddr_o[4]" SITE "19";
LOCATE COMP "laddr_o[5]" SITE "20";
LOCATE COMP "lcen_o" SITE "23";
LOCATE COMP "ldata_io[0]" SITE "1";
LOCATE COMP "ldata_io[1]" SITE "2";
LOCATE COMP "ldata_io[2]" SITE "3";
LOCATE COMP "ldata_io[3]" SITE "4";
LOCATE COMP "ldata_io[4]" SITE "5";
LOCATE COMP "ldata_io[5]" SITE "6";
LOCATE COMP "ldata_io[6]" SITE "9";
LOCATE COMP "ldata_io[7]" SITE "10";
LOCATE COMP "leds_o[0]" SITE "97";
LOCATE COMP "leds_o[1]" SITE "98";
LOCATE COMP "leds_o[2]" SITE "99";
LOCATE COMP "leds_o[3]" SITE "100";
LOCATE COMP "leds_o[4]" SITE "104";
LOCATE COMP "leds_o[5]" SITE "105";
LOCATE COMP "leds_o[6]" SITE "106";
LOCATE COMP "leds_o[7]" SITE "107";
LOCATE COMP "loen_o" SITE "25";
LOCATE COMP "lwen_o" SITE "24";
LOCATE COMP "oen_o" SITE "54";
LOCATE COMP "red_o" SITE "78";
LOCATE COMP "reset_o" SITE "22";
LOCATE COMP "state_o[0]" SITE "26";
LOCATE COMP "state_o[1]" SITE "28";
LOCATE COMP "state_o[2]" SITE "32";
LOCATE COMP "state_o[3]" SITE "33";
LOCATE COMP "state_o[4]" SITE "34";
LOCATE COMP "state_o[5]" SITE "35";
LOCATE COMP "vsync_o" SITE "75";
LOCATE COMP "wen_o" SITE "112";
 
 
 
 
 
PAR: Place And Route Diamond (64-bit) 3.1.0.96.
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp. All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc. All rights reserved.
Copyright (c) 2001 Agere Systems All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation, All rights reserved.
Sun Jul 06 07:47:07 2014
 
/5_1_par.asd
1,69 → 1,54
[ActiveSupport PAR]
; Global primary clocks
GLOBAL_PRIMARY_USED = 1;
; Global primary clock #0
GLOBAL_PRIMARY_0_SIGNALNAME = cpu_clkgen;
GLOBAL_PRIMARY_0_DRIVERTYPE = CLK_PIN;
GLOBAL_PRIMARY_0_LOADNUM = 367;
; # of global secondary clocks
GLOBAL_SECONDARY_USED = 6;
; Global secondary clock #0
GLOBAL_SECONDARY_0_SIGNALNAME = cpu0/k_ealo_cnv_0[0];
GLOBAL_SECONDARY_0_DRIVERTYPE = SLICE;
GLOBAL_SECONDARY_0_LOADNUM = 25;
GLOBAL_SECONDARY_0_SIGTYPE = CE;
; Global secondary clock #1
GLOBAL_SECONDARY_1_SIGNALNAME = cpu0/G_9;
GLOBAL_SECONDARY_1_DRIVERTYPE = SLICE;
GLOBAL_SECONDARY_1_LOADNUM = 93;
GLOBAL_SECONDARY_1_SIGTYPE = CE;
; Global secondary clock #2
GLOBAL_SECONDARY_2_SIGNALNAME = cpu0/PC_1_sqmuxa_2_RNIK4633;
GLOBAL_SECONDARY_2_DRIVERTYPE = SLICE;
GLOBAL_SECONDARY_2_LOADNUM = 37;
GLOBAL_SECONDARY_2_SIGTYPE = CE;
; Global secondary clock #3
GLOBAL_SECONDARY_3_SIGNALNAME = cpu0/regs/cff_1_sqmuxa_2_RNI1FDN;
GLOBAL_SECONDARY_3_DRIVERTYPE = SLICE;
GLOBAL_SECONDARY_3_LOADNUM = 18;
GLOBAL_SECONDARY_3_SIGTYPE = CE;
; Global secondary clock #4
GLOBAL_SECONDARY_4_SIGNALNAME = cpu0/regs/IY_1_sqmuxa_2_1_0_RNIVEBV1;
GLOBAL_SECONDARY_4_DRIVERTYPE = SLICE;
GLOBAL_SECONDARY_4_LOADNUM = 25;
GLOBAL_SECONDARY_4_SIGTYPE = CE;
; Global secondary clock #5
GLOBAL_SECONDARY_5_SIGNALNAME = cpu0/regs/IX_0_sqmuxa_1_1_RNI2C2L3;
GLOBAL_SECONDARY_5_DRIVERTYPE = SLICE;
GLOBAL_SECONDARY_5_LOADNUM = 25;
GLOBAL_SECONDARY_5_SIGTYPE = CE;
; I/O Bank 0 Usage
BANK_0_USED = 11;
BANK_0_AVAIL = 28;
BANK_0_VCCIO = 2.5V;
BANK_0_VREF1 = NA;
; I/O Bank 1 Usage
BANK_1_USED = 13;
BANK_1_AVAIL = 29;
BANK_1_VCCIO = 2.5V;
BANK_1_VREF1 = NA;
; I/O Bank 2 Usage
BANK_2_USED = 20;
BANK_2_AVAIL = 29;
BANK_2_VCCIO = 2.5V;
BANK_2_VREF1 = NA;
; I/O Bank 3 Usage
BANK_3_USED = 8;
BANK_3_AVAIL = 9;
BANK_3_VCCIO = 2.5V;
BANK_3_VREF1 = NA;
; I/O Bank 4 Usage
BANK_4_USED = 7;
BANK_4_AVAIL = 10;
BANK_4_VCCIO = 2.5V;
BANK_4_VREF1 = NA;
; I/O Bank 5 Usage
BANK_5_USED = 10;
BANK_5_AVAIL = 10;
BANK_5_VCCIO = 2.5V;
BANK_5_VREF1 = NA;
[ActiveSupport PAR]
; Global primary clocks
GLOBAL_PRIMARY_USED = 1;
; Global primary clock #0
GLOBAL_PRIMARY_0_SIGNALNAME = clk40_i_c;
GLOBAL_PRIMARY_0_DRIVERTYPE = CLK_PIN;
GLOBAL_PRIMARY_0_LOADNUM = 318;
; # of global secondary clocks
GLOBAL_SECONDARY_USED = 3;
; Global secondary clock #0
GLOBAL_SECONDARY_0_SIGNALNAME = cpu0/k_ealo_cnv_0[0];
GLOBAL_SECONDARY_0_DRIVERTYPE = SLICE;
GLOBAL_SECONDARY_0_LOADNUM = 23;
GLOBAL_SECONDARY_0_SIGTYPE = CE;
; Global secondary clock #1
GLOBAL_SECONDARY_1_SIGNALNAME = cpu0/G_9;
GLOBAL_SECONDARY_1_DRIVERTYPE = SLICE;
GLOBAL_SECONDARY_1_LOADNUM = 126;
GLOBAL_SECONDARY_1_SIGTYPE = CE;
; Global secondary clock #2
GLOBAL_SECONDARY_2_SIGNALNAME = cpu0/regs/PC_0_sqmuxa_1_i_o2_RNIHDJD1;
GLOBAL_SECONDARY_2_DRIVERTYPE = SLICE;
GLOBAL_SECONDARY_2_LOADNUM = 16;
GLOBAL_SECONDARY_2_SIGTYPE = CE;
; I/O Bank 0 Usage
BANK_0_USED = 11;
BANK_0_AVAIL = 28;
BANK_0_VCCIO = 2.5V;
BANK_0_VREF1 = NA;
; I/O Bank 1 Usage
BANK_1_USED = 13;
BANK_1_AVAIL = 29;
BANK_1_VCCIO = 2.5V;
BANK_1_VREF1 = NA;
; I/O Bank 2 Usage
BANK_2_USED = 20;
BANK_2_AVAIL = 29;
BANK_2_VCCIO = 2.5V;
BANK_2_VREF1 = NA;
; I/O Bank 3 Usage
BANK_3_USED = 8;
BANK_3_AVAIL = 9;
BANK_3_VCCIO = 2.5V;
BANK_3_VREF1 = NA;
; I/O Bank 4 Usage
BANK_4_USED = 7;
BANK_4_AVAIL = 10;
BANK_4_VCCIO = 2.5V;
BANK_4_VREF1 = NA;
; I/O Bank 5 Usage
BANK_5_USED = 10;
BANK_5_AVAIL = 10;
BANK_5_VCCIO = 2.5V;
BANK_5_VREF1 = NA;
/P6809_P6809.par
1,25 → 1,25
PAR: Place And Route Diamond (64-bit) 2.2.0.101.
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp. All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc. All rights reserved.
Copyright (c) 2001 Agere Systems All rights reserved.
Copyright (c) 2002-2013 Lattice Semiconductor Corporation, All rights reserved.
Thu Feb 6 15:35:23 2014
 
/usr/local/diamond/2.2_x64/ispfpga/bin/lin64/par -f P6809_P6809.p2t
P6809_P6809_map.ncd P6809_P6809.dir P6809_P6809.prf
 
 
Preference file: P6809_P6809.prf.
 
Level/ Number Worst Timing Run NCD
Cost [ncd] Unrouted Slack Score Time Status
---------- -------- ----- -------- ----- ------
5_1 * 0 0.251 0 48 Complete
 
 
* : Design saved.
 
Total (real) run time for 1-seed: 48 secs
 
par done!
PAR: Place And Route Diamond (64-bit) 3.1.0.96.
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp. All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc. All rights reserved.
Copyright (c) 2001 Agere Systems All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation, All rights reserved.
Sun Jul 06 07:47:00 2014
 
C:/lscc/diamond/3.1_x64/ispfpga\bin\nt64\par -f P6809_P6809.p2t
P6809_P6809_map.ncd P6809_P6809.dir P6809_P6809.prf -gui
 
 
Preference file: P6809_P6809.prf.
 
Level/ Number Worst Timing Worst Timing Run NCD
Cost [ncd] Unrouted Slack Score Slack(hold) Score(hold) Time Status
---------- -------- ----- ------ ----------- ----------- ----- ------
5_1 * 0 - - - - 14 Complete
 
 
* : Design saved.
 
Total (real) run time for 1-seed: 14 secs
 
par done!

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.