OpenCores
URL https://opencores.org/ocsvn/ahb_slave/ahb_slave/trunk

Subversion Repositories ahb_slave

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /ahb_slave/trunk
    from Rev 8 to Rev 9
    Reverse comparison

Rev 8 → Rev 9

/robust_ahb_slave.pro
0,0 → 1,14
PROJDIR = run
 
SRCFILE = ahb_slave.v
DEFFILE =
 
OUTDIR = out
 
INCDIR += ../src/base
INCDIR += ../src/gen
 
LIST = list.txt
+LISTPATH
 
+HEADER
/run/run.bat
1,6 → 1,6
 
echo off
 
::..\..\..\robust.exe ../src/base/ahb_slave.v -od out -I ../src/gen -list list.txt -listpath -header -gui
::..\..\..\..\robust.exe ../src/base/ahb_slave.v -od out -I ../src/gen -list list.txt -listpath -header -gui
 
..\..\..\robust.exe robust_ahb_slave.pro -gui %1 %2 %3
..\..\..\..\robust.exe ../robust_ahb_slave.pro -gui %1 %2 %3
/run/run.sh
1,12 → 1,12
#!/bin/bash
 
../../../robust -null
../../../../robust -null
if [ $? -eq 0 ];then
ROBUST=../../../robust
ROBUST=../../../../robust
else
echo "RobustVerilog warning: GUI version not supported - using non-GUI version robust-lite"
ROBUST=../../../robust-lite
ROBUST=../../../../robust-lite
fi
 
#$ROBUST ../src/base/ahb_slave.v -od out -I ../src/gen -list list.txt -listpath -header -gui ${@}
$ROBUST robust_ahb_slave.pro -gui ${@}
#$ROBUST src/base/ahb_slave.v -od out -I ../src/gen -list list.txt -listpath -header -gui ${@}
$ROBUST ../robust_ahb_slave.pro -gui ${@}
/src/gen/prgen_rand.v
66,7 → 66,6
input [31:0] num;
input [31:0] align_size;
integer align;
begin
align = num - (num % align_size);
end
76,14 → 75,13
function integer rand_align;
input [31:0] min;
input [31:0] max;
input [31:0] align;
input [31:0] align_val;
 
integer rand_align;
begin
rand_align = rand(min, max);
if (rand_align > align)
rand_align = align(rand_align, align);
if (rand_align > align_val)
rand_align = align(rand_align, align_val);
end
endfunction
 
/src/base/def_ahb_slave.txt
27,7 → 27,7
//// ////
//////////////////////////////////////////////////////////////////##>
 
REQUIRE(1.3)
REQUIRE(1.4)
 
INCLUDE def_ahb_slave_static.txt
 
/src/base/def_ahb_slave_static.txt
26,32 → 26,32
//// details. http://www.gnu.org/licenses/lgpl.html ////
//// ////
//////////////////////////////////////////////////////////////////##>
 
SWAP.GLOBAL MODEL_NAME AHB slave stub
 
VERIFY ((DATA_BITS == 64) || (DATA_BITS == 32)) else stub supports 32 or 64 bits data bus
VERIFY (ADDR_BITS<=24) else Memory size should not be too big to prevent maloc fail
GROUP STUB_AHB is {
HADDR ADDR_BITS output
HBURST 3 output
HSIZE 2 output
HTRANS 2 output
HWRITE 1 output
HWDATA DATA_BITS output
HRDATA DATA_BITS input
HREADY 1 input
HRESP 1 input
}
 
 
GROUP STUB_MEM is {
WR 1 output
RD 1 output
ADDR_WR ADDR_BITS output
ADDR_RD ADDR_BITS output
DIN DATA_BITS output
BSEL DATA_BITS/8 output
DOUT DATA_BITS input
}
 
SWAP.GLOBAL MODEL_NAME AHB slave stub
 
VERIFY ((DATA_BITS == 64) || (DATA_BITS == 32)) ##stub supports 32 or 64 bits data bus
VERIFY (ADDR_BITS<=24) ##Memory size should not be too big to prevent maloc fail
GROUP STUB_AHB is {
HADDR ADDR_BITS output
HBURST 3 output
HSIZE 2 output
HTRANS 2 output
HWRITE 1 output
HWDATA DATA_BITS output
HRDATA DATA_BITS input
HREADY 1 input
HRESP 1 input
}
 
 
GROUP STUB_MEM is {
WR 1 output
RD 1 output
ADDR_WR ADDR_BITS output
ADDR_RD ADDR_BITS output
DIN DATA_BITS output
BSEL DATA_BITS/8 output
DOUT DATA_BITS input
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.