URL
https://opencores.org/ocsvn/amber/amber/trunk
Subversion Repositories amber
Compare Revisions
- This comparison shows the changes necessary to convert path
/amber/trunk/hw/vlog/system
- from Rev 27 to Rev 32
- ↔ Reverse comparison
Rev 27 → Rev 32
/register_addresses.v
54,6 → 54,7
localparam AMBER_TEST_UART_TXD = 16'h0018; |
localparam AMBER_TEST_SIM_CTRL = 16'h001c; |
localparam AMBER_TEST_MEM_CTRL = 16'h0020; |
localparam AMBER_TEST_CYCLES = 16'h0024; |
|
localparam AMBER_TEST_RANDOM_NUM = 16'h0100; |
localparam AMBER_TEST_RANDOM_NUM00 = 16'h0100; |
/test_module.v
78,6 → 78,7
reg mem_ctrl_reg = 'd0; // 0 = 128MB, 1 = 32MB main memory |
reg [31:0] test_status_reg = 'd0; |
reg test_status_set = 'd0; // used to terminate tests |
reg [31:0] cycles_reg = 'd0; |
|
wire wb_start_write; |
wire wb_start_read; |
136,6 → 137,8
|
AMBER_TEST_SIM_CTRL: wb_rdata <= {29'd0, sim_ctrl_reg}; |
AMBER_TEST_MEM_CTRL: wb_rdata <= {31'd0, mem_ctrl_reg}; |
|
AMBER_TEST_CYCLES: wb_rdata <= cycles_reg; |
default: wb_rdata <= 32'haabbccdd; |
|
endcase |
233,6 → 236,13
|
|
// ====================================== |
// Cycles counter |
// ====================================== |
always @( posedge i_clk ) |
cycles_reg <= cycles_reg + 1'd1; |
|
|
// ====================================== |
// Memory Configuration Register Write |
// ====================================== |
always @( posedge i_clk ) |