OpenCores
URL https://opencores.org/ocsvn/amber/amber/trunk

Subversion Repositories amber

Compare Revisions

  • This comparison shows the changes necessary to convert path
    /amber
    from Rev 53 to Rev 54
    Reverse comparison

Rev 53 → Rev 54

/trunk/hw/tools/all.sh
49,7 → 49,7
mul mla \
swp \
\
irq firq swi undefined_ins addr_ex irq_stm \
irq firq swi undefined_ins addr_ex irq_stm irq_disable \
\
cache1 cache2 cache3 cache_swap \
cacheable_area cache_flush \
/trunk/hw/tests/timeouts.txt
57,3 → 57,4
inflate_bug 1408
swp_lock_bug 1356
cache_swap_bug 32656
irq_disable 101356
/trunk/hw/vlog/amber23/a23_execute.v
187,13 → 187,17
// ========================================================
// Status Bits in PC register
// ========================================================
wire [1:0] status_bits_out;
assign status_bits_out = (i_status_bits_mode_wen && i_status_bits_sel == 3'd1) ?
alu_out[1:0] : status_bits_mode ;
 
 
assign o_status_bits = { status_bits_flags, // 31:28
status_bits_irq_mask, // 7
status_bits_firq_mask, // 6
24'd0,
status_bits_mode }; // 1:0 = mode
status_bits_out}; // 1:0 = mode
 
 
// ========================================================
// Status Bits Select
// ========================================================
/trunk/hw/vlog/amber25/a25_execute.v
217,11 → 217,15
// ========================================================
// Status Bits in PC register
// ========================================================
wire [1:0] status_bits_mode_out;
assign status_bits_mode_out = (i_status_bits_mode_wen && i_status_bits_sel == 3'd1 && !ldm_status_bits) ?
alu_out[1:0] : status_bits_mode ;
 
assign o_status_bits = { status_bits_flags, // 31:28
status_bits_irq_mask, // 7
status_bits_firq_mask, // 6
24'd0,
status_bits_mode }; // 1:0 = mode
status_bits_mode_out }; // 1:0 = mode
 
 
// ========================================================

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.